

TAB

G(1)

DPAK

D(2, TAB)

S(3)

STD16N60M6

Datasheet

 I_D

12 A

N-channel 600 V, 0.260 Ω typ., 12 A MDmesh M6 Power MOSFET in a DPAK package

R_{DS(on)} max.

0.320 Ω

Features

	Order code		v
523	STD16	N60M6	60
S_1^2	Reduc	ced switchi	ng losses

Lower R_{DS(on)} per area vs previous generation

 V_{DS}

600 V

- Low gate input resistance
- 100% avalanche tested
- Zener-protected

Applications

- Switching applications
- LLC converters
- Boost PFC converters

Description

lectronics sales office

The new MDmesh M6 technology incorporates the most recent advancements to the well-known and consolidated MDmesh family of SJ MOSFETs. STMicroelectronics builds on the previous generation of MDmesh devices through its new M6 technology, which combines excellent $R_{DS(on)}$ per area improvement with one of the most effective switching behaviors available, as well as a user-friendly experience for maximum end-application efficiency.



Product status STD16N60M6

Product summary				
Order code STD16N60M6				
Marking	16N60M6			
Package	DPAK			
Packing	Tape and reel			

1 Electrical ratings

Symbol	Parameter	Value	Unit
V _{GS}	Gate-source voltage	±25	V
Ι _D	Drain current (continuous) at T _c = 25 °C	12	А
Ι _D	Drain current (continuous) at T _c = 100 °C	7.6	А
I _{DM} ⁽¹⁾	Drain current (pulsed)	32	А
P _{TOT}	Total power dissipation at T_c = 25 °C	110	W
dv/dt ⁽²⁾	Peak diode recovery voltage slope	15	V/ns
dv/dt ⁽³⁾	MOSFET dv/dt ruggedness	100	V/115
T _{stg}	Storage temperature range	-55 to 150	°C
Tj	Operating junction temperature range	-00 10 100	

Table 1. Absolute maximum ratings

1. Pulse width limited by safe operating area.

2. $I_{SD} \leq 12$ A, $di/dt \leq 400$ A/µs; $V_{DS(peak)} < V_{(BR)DSS}$, $V_{DD} = 400$ V

3. $V_{DS} \leq 480 V$

Table 2. Thermal data

Symbol	Parameter	Value	Unit
R _{thj-case}	Thermal resistance junction-case	1.14	°C/W
R _{thj-amb}	Thermal resistance junction-ambient	50	°C/W

Table 3. Avalanche characteristics

Symbol	Parameter		Unit
I _{AR}	Avalanche current, repetitive or not repetitive (pulse width limited by T _{jmax})	2.5	A
E _{AS}	Single pulse avalanche energy (starting T _j = 25 °C, $I_D = I_{AR}$; $V_{DD} = 50 V$)	110	mJ

2 Electrical characteristics

57

(T_C = 25 °C unless otherwise specified)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{(BR)DSS}	Drain-source breakdown voltage	V _{GS} = 0 V, I _D = 1 mA	600			V
1	I _{DSS} Zero gate voltage drain current	V_{GS} = 0 V, V_{DS} = 600 V			1	
DSS		V_{GS} = 0 V, V_{DS} = 600 V, T_{C} = 125 °C ⁽¹⁾			100	μA
I _{GSS}	Gate-body leakage current	V_{DS} = 0 V, V_{GS} = ±25 V			±5	μA
V _{GS(th)}	Gate threshold voltage	V_{DS} = V_{GS} , I_D = 250 μ A	3.25	4	4.75	V
R _{DS(on)}	Static drain-source on- resistance	V _{GS} = 10 V, I _D = 6 A		0.260	0.320	Ω

Table 4. On/off states

1. Defined by design, not subject to production test.

Table 5. Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
C _{iss}	Input capacitance		-	575	-	
C _{oss}	Output capacitance	V_{GS} = 100 V, f = 1 MHz, V_{GS} = 0 V	-	33	-	pF
C _{rss}	Reverse transfer capacitance	-	-	3	-	
C _{oss eq.} ⁽¹⁾	Equivalent output capacitance	V_{DS} = 0 to 480 V, V_{GS} = 0 V	-	104	-	pF
R _G	Intrinsic gate resistance	f = 1 MHz open drain	-	5.2	-	Ω
Qg	Total gate charge	V _{DD} = 480 V, I _D = 12 A, V _{GS} = 0 to 10 V	-	16.7	-	
Q _{gs}	Gate-source charge	(see Figure 14. Test circuit for gate	-	3.5	-	nC
Q _{gd}	Gate-drain charge	charge behavior)	-	9.4	-	

 C_{oss eq.} is defined as a constant equivalent capacitance giving the same charging time as C_{oss} when V_{DS} increases from 0 to 80% V_{DSS}.

Table 6. Switching times


Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{d(on)}	Turn-on delay time		-	13	-	
t _r	Rise time	V_{DD} = 300 V, I_D = 6 A R _G = 4.7 Ω , V _{GS} = 10 V (see Figure 13. Test circuit for	-	7.6	-	
t _{d(off)}	Turn-off delay time	resistive load switching times and Figure 18. Switching time waveform)	-	19.8	-	ns
t _f	Fall time	i igue io. ewitering time waveloini)	-	6.8	-	


Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I _{SD}	Source-drain current		-		12	А
I _{SDM} ⁽¹⁾	Source-drain current (pulsed)		-		32	А
V _{SD} ⁽²⁾	Forward on voltage	V _{GS} = 0 V, I _{SD} = 12 A	-		1.6	V
t _{rr}	Reverse recovery time	I _{SD} = 12 A, di/dt = 100 A/µs, V _{DD} = 60 V	-	210		ns
Q _{rr}	Reverse recovery charge	(see Figure 15. Test circuit for inductive	-	1.7		μC
I _{RRM}	Reverse recovery current	load switching and diode recovery times)	-	13.8		А
t _{rr}	Reverse recovery time	I_{SD} = 12 A, di/dt = 100 A/µs, V _{DD} = 60 V,	-	310		ns
Q _{rr}	Reverse recovery charge	T_j = 150 °C (see Figure 15. Test circuit for inductive load switching and diode	-	3.2		μC
I _{RRM}	Reverse recovery current	recovery times)	-	15.4		Α


1. Pulse width is limited by safe operating area.

2. Pulse test: pulse duration = $300 \ \mu$ s, duty cycle 1.5%.

2.1 Electrical characteristics (curves)










Figure 4. Transfer characteristics







Figure 6. Static drain-source on-resistance $R_{DS(on)}$ (Ω) GIPG050620181037RID V_{GS} = 10 V 0.28 0.27 0.26 0.25 0.24 2 4 6 8 10 12 [−]I_D (A)



47/











Figure 10. Normalized V_{(BR)DSS} vs temperature











3 Test circuits













4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: www.st.com. ECOPACK is an ST trademark.

4.1 DPAK (TO-252) type A2 package information





0068772_type-A2_rev27

Dim.		mm	
Dim.	Min.	Тур.	Max.
A	2.20		2.40
A1	0.90		1.10
A2	0.03		0.23
b	0.64		0.90
b4	5.20		5.40
С	0.45		0.60
c2	0.48		0.60
D	6.00		6.20
D1	4.95	5.10	5.25
E	6.40		6.60
E1	5.10	5.20	5.30
е	2.159	2.286	2.413
e1	4.445	4.572	4.699
Н	9.35		10.10
L	1.00		1.50
L1	2.60	2.80	3.00
L2	0.65	0.80	0.95
L4	0.60		1.00
R		0.20	
V2	0°		8°

Table 8. DPAK (TO-252) type A2 mechanical data




Figure 20. DPAK (TO-252) recommended footprint (dimensions are in mm)

FP_0068772_27



4.2 DPAK (TO-252) packing information

57






Figure 21. DPAK (TO-252) tape outline



AM08852v1





AM06038v1

Таре			Reel		
Dim.	n	າຫ	Dim.		mm
Dim.	Min.	Max.		Min.	Max.
A0	6.8	7	А		330
В0	10.4	10.6	В	1.5	
B1		12.1	С	12.8	13.2
D	1.5	1.6	D	20.2	
D1	1.5		G	16.4	18.4
E	1.65	1.85	N	50	
F	7.4	7.6	Т		22.4
K0	2.55	2.75			
P0	3.9	4.1	Base	e qty.	2500
P1	7.9	8.1	Bull	k qty.	2500
P2	1.9	2.1			
R	40				
Т	0.25	0.35			
W	15.7	16.3			

Table 9. DPAK (TO-252) tape and reel mechanical data

Revision history

Table 10. Document revision history

Date	Revision	Changes
02-Jul-2018	1	First release.
05-Nov-2018	2	Updated Section 4 Package information.
08-May-2020	3	Updated Section 4 Package information.

Contents

1	Elect	rical ratings	2	
2	Elect	rical characteristics	3	
	2.1	Electrical characteristics (curves)	5	
3	Test circuits			
4	Package information			
	4.1	DPAK (TO-252) type A2 package information	8	
	4.2	DPAK (TO-252) packing information.	. 11	
Rev	ision ł	nistory	.13	

IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, please refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2020 STMicroelectronics – All rights reserved