# MOSFET – Power, Single P-Channel, SOT-23, 2.4 x 2.9 x 1.0 mm

# -20 V, -5.5 A

### **Features**

- Low R<sub>DS(on)</sub> Solution in 2.4 mm x 2.9 mm Package
- ESD Diode-Protected Gate
- These Devices are Pb–Free, Halogen Free/BFR Free and are RoHS Compliant

#### **Applications**

- High Side Load Switch
- Battery Switch
- Optimized for Power Management Applications for Portable Products, such as Smart Phones, Media Tablets, PMP, DSC, GPS, and Others

# MAXIMUM RATINGS (T<sub>J</sub> = 25°C unless otherwise stated)

Paramet	Symbol	Value	Unit			
Drain-to-Source Voltage	$V_{DSS}$	-20	V			
Gate-to-Source Voltage			V <sub>GS</sub>	±8	V	
Drain Current (Note 1)	, ,			-3.0	Α	
Drain Current (Note 1)	State	T <sub>A</sub> = 85°C		-2.2		
	t ≤ 5 s	T <sub>A</sub> = 25°C		-5.5		
Power Dissipation (Note 1)	Steady State T <sub>A</sub> = 25°C		P <sub>D</sub>	0.48	W	
	t≤5s			1.58		
Pulsed Drain Current	t <sub>p</sub> =	10 μs	I <sub>DM</sub>	-9.1	Α	
Operating Junction and Sto	T <sub>J</sub> , T <sub>STG</sub>	–55 to 150	°C			
ESD HBM, JESD22-A114	V <sub>ESD</sub>	2000	V			
Source Current (Body Diod	Is	-0.48	Α			
Lead Temperature for Solde (1/8 in from case for 10 s)	TL	260	°C			

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

### THERMAL RESISTANCE RATINGS

Parameter	Symbol	Max	Unit
Junction-to-Ambient - Steady State (Note 1)	$R_{\theta JA}$	260	°C/W
Junction-to-Ambient – $t \le 5$ s (Note 1)	$R_{\theta JA}$	79	

- 1. Surface-mounted on FR4 board using 1 in sq. pad size (Cu area = 1.127 in sq. [2 oz] including traces).
- 2. Pulse Test: pulse width  $\leq 300$  ms, duty cycle  $\leq 2\%$ .




# ON Semiconductor®

#### www.onsemi.com

V <sub>(BR)DSS</sub>	R <sub>DS(on)</sub> Max	I <sub>D</sub> MAX
	38 mΩ @ -4.5 V	
-20 V	50 mΩ @ -2.5 V	-5.5 A
	73 mΩ @ –1.8 V	


#### P-Channel MOSFET



# MARKING DIAGRAM & PIN ASSIGNMENT



SOT-23 CASE 318 STYLE 21



TRH = Specific Device Code

M = Date Code\*
■ Pb-Free Package

(Note: Microdot may be in either location)

\*Date Code orientation may vary depending upon manufacturing location.

# **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
NTR3A30PZT1G	SOT-23 (Pb-Free)	3000 / Tape & Reel

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

# **ELECTRICAL CHARACTERISTICS** (T<sub>J</sub> = 25°C unless otherwise specified)


Parameter	Symbol	Test Condition		Min	Тур	Max	Unit
OFF CHARACTERISTICS	•				-		-
Drain-to-Source Breakdown Voltage	V <sub>(BR)DSS</sub>	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$		-20			V
Drain-to-Source Breakdown Voltage Temperature Coefficient	V <sub>(BR)DSS</sub> /T <sub>J</sub>	I <sub>D</sub> = -250 μA, ref t	o 25°C		10.5		mV/°C
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>GS</sub> = 0 V, V <sub>DS</sub> = -20 V	$V_{GS} = 0 \text{ V},$ $V_{DS} = -20 \text{ V}$ $T_{J} = 25^{\circ}\text{C}$			-1	μΑ
Gate-to-Source Leakage Current	I <sub>GSS</sub>	V <sub>DS</sub> = 0 V, V <sub>GS</sub> =	±5 V			±10	μΑ
ON CHARACTERISTICS (Note 3)							
Gate Threshold Voltage	V <sub>GS(TH)</sub>	$V_{GS} = V_{DS}, I_D = -$	250 μΑ	-0.4	-0.65	-1.0	V
Negative Threshold Temperature Coefficient	V <sub>GS(TH)</sub> /T <sub>J</sub>				10.5		mV/°C
Drain-to-Source On Resistance	R <sub>DS(on)</sub>	V <sub>GS</sub> = -4.5 V	I <sub>D</sub> = -3 A		31	38	mΩ
		V <sub>GS</sub> = -2.5 V	I <sub>D</sub> = -2.5 A		36	50	
		V <sub>GS</sub> = -1.8 V	I <sub>D</sub> = -1.5 A		51	73	
Forward Transconductance	9FS	$V_{DS} = -5 \text{ V}, I_D =$	-3 A		30		S
CHARGES AND CAPACITANCES							
Input Capacitance	C <sub>iss</sub>				1651		pF
Output Capacitance	C <sub>oss</sub>	$V_{GS} = 0 \text{ V, f} = 1.0 \text{ MHz, V}_{DS} = -15 \text{ V}$			148		]
Reverse Transfer Capacitance	C <sub>rss</sub>				129		
Total Gate Charge	Q <sub>G(TOT)</sub>				17.6		nC
Threshold Gate Charge	Q <sub>G(TH)</sub>	V <sub>GS</sub> = -4.5 V, V <sub>DS</sub> = -15	= \/ \		0.7		1
Gate-to-Source Charge	$Q_{GS}$	$v_{GS} = -4.5 \text{ v}, v_{DS} = -13$	o v, ID = -3 A		2.4		
Gate-to-Drain Charge	$Q_GD$				4.9		
SWITCHING CHARACTERISTICS (Note	∋ 4)						
Turn-On Delay Time	t <sub>d(on)</sub>				100		ns
Rise Time	t <sub>r</sub>	$V_{GS}$ = -4.5 V, $V_{DS}$ = -15 V, $I_{D}$ = -3 A, $R_{G}$ = 6.0 $\Omega$			208		
Turn-Off Delay Time	t <sub>d(off)</sub>				1043		
Fall Time	t <sub>f</sub>				552		
DRAIN-SOURCE DIODE CHARACTER	ISTICS						
Forward Diode Voltage	$V_{SD}$	V <sub>GS</sub> = 0 V,	T <sub>J</sub> = 25°C		0.65	1.0	V
		$I_S = -0.4 \text{ A}$ $T_J = 125^{\circ}\text{C}$			0.47		

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

3. Pulse Test: pulse width ≤ 300 ms, duty cycle ≤ 2%.

4. Switching characteristics are independent of operating junction temperatures.


# TYPICAL CHARACTERISTICS



 $V_{DS} \leq -5 \; V$ 18 16 14 12 10  $T_J = 25^{\circ}C$ 8 6 4  $T_J = 125^{\circ}C$ 2 = -55°C 0 0.5 1.0 1.5 2.0 2.5 -V<sub>GS</sub>, GATE-TO-SOURCE VOLTAGE (V)

Figure 1. On-Region Characteristics

Figure 2. Transfer Characteristics







Figure 3. On-Resistance vs. Gate-to-Source Voltage

Figure 4. On-Resistance vs. Drain Current and Gate Voltage






Figure 5. On–Resistance Variation with Temperature

Figure 6. Drain-to-Source Leakage Current vs. Voltage

#### TYPICAL CHARACTERISTICS





Figure 7. Capacitance Variation

Figure 8. Gate-to-Source and Drain-to-Source Voltage vs. Total Charge



 $I_D = -250 \,\mu A$ 

125

150

Figure 9. Resistive Switching Time Variation vs. Gate Resistance

100  $0 \le V_{GS} \le -8 V$ Single Pulse  $T_C = 25^{\circ}C$ -ID, DRAIN CURRENT (A) 10 100 μs 1 ms 10 ms 0.1 R<sub>DS(on)</sub> Limit Thermal Limit DC Package Limit 0.01 0.1 -V<sub>DS</sub>, DRAIN-TO-SOURCE VOLTAGE (V)

T<sub>J</sub>, JUNCTION TEMPERATURE (°C) Figure 11. Threshold Voltage

75

Figure 12. Maximum Rated Forward Biased Safe Operating Area

0.9

0.7

0.6

0.5

0.4

0.3

0.2

-50

-25

-V<sub>GS(th)</sub> (V)

# **TYPICAL CHARACTERISTICS**




Figure 13. FET Thermal Response




SOT-23 (TO-236) CASE 318-08 **ISSUE AS** 

**DATE 30 JAN 2018** 

10°

# SCALE 4:1



SEE VIEW C

**END VIEW** 

#### NOTES:

0°


- NOTES:
  1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
  2. CONTROLLING DIMENSION: MILLIMETERS.
  3. MAXIMUM LEAD THICKNESS INCLUDES LEAD FINISH.
  MINIMUM LEAD THICKNESS IS THE MINIMUM THICKNESS OF THE BASE MATERIAL
- 4. DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR GATE BURRS.

	MILLIMETERS			INCHES		
DIM	MIN	NOM	MAX	MIN	NOM	MAX
Α	0.89	1.00	1.11	0.035	0.039	0.044
A1	0.01	0.06	0.10	0.000	0.002	0.004
b	0.37	0.44	0.50	0.015	0.017	0.020
С	0.08	0.14	0.20	0.003	0.006	0.008
D	2.80	2.90	3.04	0.110	0.114	0.120
E	1.20	1.30	1.40	0.047	0.051	0.055
е	1.78	1.90	2.04	0.070	0.075	0.080
L	0.30	0.43	0.55	0.012	0.017	0.022
L1	0.35	0.54	0.69	0.014	0.021	0.027
He	2 10	2.40	2 64	0.083	0.094	0 104

10°

# **RECOMMENDED SOLDERING FOOTPRINT**

SIDE VIEW




DIMENSIONS: MILLIMETERS

STYLE 28: PIN 1. ANODE 2. ANODE

3. ANODE

# **GENERIC MARKING DIAGRAM\***



XXX = Specific Device Code

= Date Code

= Pb-Free Package

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot " ■", may or may not be present.

STYLE 1 THRU 5: CANCELLED	STYLE 6: PIN 1. BASE 2. EMITTER 3. COLLECTOR	STYLE 7: PIN 1. EMITTER 2. BASE 3. COLLECTOR	STYLE 8: PIN 1. ANODE 2. NO CONNECTION 3. CATHODE	ı	
STYLE 9:	STYLE 10:	STYLE 11: PIN 1. ANODE 2. CATHODE 3. CATHODE-ANODE	STYLE 12:	STYLE 13:	STYLE 14:
PIN 1. ANODE	PIN 1. DRAIN		PIN 1. CATHODE	PIN 1. SOURCE	PIN 1. CATHODE
2. ANODE	2. SOURCE		2. CATHODE	2. DRAIN	2. GATE
3. CATHODE	3. GATE		3. ANODE	3. GATE	3. ANODE
STYLE 15:	STYLE 16:	STYLE 17: PIN 1. NO CONNECTION 2. ANODE 3. CATHODE	STYLE 18:	STYLE 19:	STYLE 20:
PIN 1. GATE	PIN 1. ANODE		PIN 1. NO CONNECTION	PIN 1. CATHODE	PIN 1. CATHODE
2. CATHODE	2. CATHODE		2. CATHODE	2. ANODE	2. ANODE
3. ANODE	3. CATHODE		3. ANODE	3. CATHODE-ANODE	3. GATE
STYLE 21:	STYLE 22:	STYLE 23:	STYLE 24:	STYLE 25:	STYLE 26:
PIN 1. GATE	PIN 1. RETURN	PIN 1. ANODE	PIN 1. GATE	PIN 1. ANODE	PIN 1. CATHODE
2. SOURCE	2. OUTPUT	2. ANODE	2. DRAIN	2. CATHODE	2. ANODE
3. DRAIN	3. INPUT	3. CATHODE	3. SOURCE	3. GATE	3. NO CONNECTIO

DOCUMENT NUMBER:	98ASB42226B	Electronic versions are uncontrolled except when accessed directly from the Document Reposi Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	SOT-23 (TO-236)		PAGE 1 OF 1	

ON Semiconductor and (III) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

STYLE 27: PIN 1. CATHODE 2. CATHODE

3. CATHODE

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

# PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT: Email Requests to: orderlit@onsemi.com

onsemi Website: www.onsemi.com

**TECHNICAL SUPPORT** North American Technical Support: Voice Mail: 1 800–282–9855 Toll Free USA/Canada Phone: 011 421 33 790 2910

Europe, Middle East and Africa Technical Support:

Phone: 00421 33 790 2910

For additional information, please contact your local Sales Representative

 $\Diamond$