


N-channel 600 V 670 m Ω typ., 6 A MDmesh M6 Power MOSFET in a DPAK package

Features





Order code	V _{DS}	R _{DS(on)} max.	I _D
STD9N60M6	600 V	750 mΩ	6 A

- · Reduced switching losses
- Lower R_{DS(on)} per area vs previous generation
- · Low gate input resistance
- 100% avalanche tested
- · Zener-protected

Applications

- Switching applications
- · LLC converters, resonant converters
- · Boost PFC converters

Description

The new MDmesh M6 technology incorporates the most recent advancements to the well-known and consolidated MDmesh family of SJ MOSFETs. STMicroelectronics builds on the previous generation of MDmesh devices through its new M6 technology, which combines excellent $R_{DS(on)}$ per area improvement with one of the most effective switching behaviors available, as well as a user-friendly experience for maximum end-application efficiency.



Product status link STD9N60M6

Product summary			
Order code	STD9N60M6		
Marking	9N60M6		
Package	DPAK		
Packing	Tape and reel		



1 Electrical ratings

Table 1. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V _{GS}	Gate-source voltage	±25	V
1_	Drain current (continuous) at T _C = 25 °C	6	Α
I _D	Drain current (continuous) at T _C = 100 °C	4	Α
I _{DM} ⁽¹⁾	Drain current (pulsed)	13.4	Α
P _{TOT}	Total power dissipation at T _C = 25 °C	76	W
dv/dt ⁽²⁾	Peak diode recovery voltage slope	15	V/ns
dv/dt ⁽³⁾	MOSFET dv/dt ruggedness	100	V/ns
Tj	Operating junction temperature range	-55 to 150	°C
T _{stg}	Storage temperature range	-55 to 150	C

- 1. Pulse width limited by package.
- 2. $I_{SD} \le 6$ A, $di/dt \le 400$ A/ μ s, $V_{DD} = 400$ V, $V_{DS(peak)} < V_{(BR)DSS}$.
- 3. $V_{DS} \le 480 \ V$.

Table 2. Thermal data

Symbol	Parameter	Value	Unit
R _{thj-case}	Thermal resistance junction-case	1.65	°C/W
R _{thj-pcb} (1)	Thermal resistance junction-pcb	50	°C/W

1. When mounted on an 1 inch² FR-4, 2 Oz copper board.

Table 3. Avalanche characteristics

Symbol	Parameter	Value	Unit
I _{AR}	Avalanche current, repetitive or non-repetitive (pulse width limited by T_{jmax})	1.1	А
E _{AS}	Single pulse avalanche energy (starting $T_j = 25$ °C, $I_D = I_{AR}$, $V_{DD} = 50$ V)	95	mJ

DS13558 - Rev 1 page 2/15



2 Electrical characteristics

(T_C = 25 °C unless otherwise specified)

Table 4. On /off states

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{(BR)DSS}	Drain-source breakdown voltage	V _{GS} = 0 V, I _D = 1 mA	600			٧
I _{DSS}	Zero gate voltage drain current	V _{GS} = 0 V, V _{DS} = 600 V			1	μA
פטי	Zero gate voltage drain current	V_{GS} = 0 V, V_{DS} = 600 V, T_{C} =125 °C ⁽¹⁾			100	μA
I _{GSS}	Gate-body leakage current	V _{DS} = 0 V, V _{GS} = ±25 V			±5	μA
V _{GS(th)}	Gate threshold voltage	$V_{DS} = V_{GS}$, $I_{D} = 250 \mu A$	3.25	4	4.75	V
R _{DS(on)}	Static drain-source on- resistance	V _{GS} = 10 V, I _D = 3 A		670	750	mΩ

^{1.} Defined by design, not subject to production test.

Table 5. Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
C _{iss}	Input capacitance		-	273	-	pF
C _{oss}	Output capacitance	$V_{DS} = 100 \text{ V}, f = 1 \text{ MHz}, V_{GS} = 0 \text{ V}$	-	24	-	pF
C _{rss}	Reverse transfer capacitance		-	0.65	-	pF
Coss eq. (1)	Equivalent output capacitance	V _{DS} = 0 to 480 V, V _{GS} = 0 V	-	49	-	pF
R _G	Intrinsic gate resistance	f = 1 MHz, I _D =0 A	-	5.5	-	Ω
Qg	Total gate charge	V _{DD} = 480 V, I _D = 6 A, V _{GS} = 0 to 10	-	10.0	-	nC
Q _{gs}	Gate-source charge	V (see Figure 13. Test circuit for gate	-	1.9	-	nC
Q _{gd}	Gate-drain charge	charge behavior)	-	5.4	-	nC

^{1.} $C_{\text{oss eq.}}$ is defined as a constant equivalent capacitance giving the same charging time as C_{oss} when V_{DS} increases from 0 to 80% V_{DSS}

Table 6. Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{d(on)}	Turn-on delay time	V 000 V I 0 A D 470	-	7	-	ns
t _r	Rise time	V_{DD} = 300 V, I_{D} = 3 A, R_{G} = 4.7 Ω , V_{GS} = 10 V (see Figure 12. Test circuit for resistive load switching times and Figure 17. Switching time waveform)	-	4.1	-	ns
t _{d(off)}	Turn-off delay time		-	16.5	-	ns
t _f	Fall time		-	8.8	-	ns

DS13558 - Rev 1 page 3/15



Table 7. Source-drain diode


Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I _{SD}	Source-drain current		-		6	Α
I _{SDM} ⁽¹⁾	Source-drain current (pulsed)		-		13.4	Α
V _{SD} (2)	Forward on voltage	I _{SD} = 6 A, V _{GS} = 0 V	-		1.6	V
t _{rr}	Reverse recovery time	I _{SD} = 6 A, di/dt = 100 A/μs	-	153		ns
Q _{rr}	Reverse recovery charge	V _{DD} = 60 V (see Figure 14. Test circuit	-	0.813		μC
I _{RRM}	Reverse recovery current	for inductive load switching and diode recovery times)	-	10.3		Α
t _{rr}	Reverse recovery time	I _{SD} = 6 A, di/dt = 100 A/μs	-	248		ns
Q _{rr}	Reverse recovery charge	V _{DD} = 60 V, T _j = 150 °C	-	1.33		μC
I _{RRM}	Reverse recovery current	(see Figure 14. Test circuit for inductive load switching and diode recovery times)	-	10.7		Α


^{1.} Pulse width limited by safe operating area.


^{2.} Pulsed: pulse duration = 300 μ s, duty cycle 1.5%.





2.1 Electrical characteristics (curves)











DS13558 - Rev 1 page 5/15



Figure 7. Typical drain-source on-resistance




Figure 8. Normalized on-resistance vs temperature




Figure 9. Normalized gate threshold vs temperature




Figure 10. Normalized breakdown voltage vs temperature





Figure 11. Typical reverse diode forward characteristics



DS13558 - Rev 1 page 6/15



3 Test circuits

Figure 12. Test circuit for resistive load switching times




Figure 13. Test circuit for gate charge behavior




Figure 14. Test circuit for inductive load switching and diode recovery times





Figure 15. Unclamped inductive load test circuit



AM01471v

Figure 16. Unclamped inductive waveform





Figure 17. Switching time waveform



DS13558 - Rev 1 page 7/15





4 Package information


In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: www.st.com. ECOPACK is an ST trademark.


4.1 DPAK (TO-252) type C package information


Figure 18. DPAK (TO-252) type C package outline











0068772_C_29



Table 8. DPAK (TO-252) type C mechanical data

Dim.		mm	
Dilli.	Min.	Тур.	Max.
А	2.20	2.30	2.38
A1	0.90	1.01	1.10
A2	0.00		0.10
b	0.72		0.85
b4	5.13	5.33	5.46
С	0.47		0.60
c2	0.47		0.60
D	6.00	6.10	6.20
D1	5.25		
E	6.50	6.60	6.70
E1	4.70		
е	2.186	2.286	2.386
Н	9.80	10.10	10.40
L	1.40	1.50	1.70
L1		2.90 REF	
L2	0.90		1.25
L3		0.51 BSC	
L4	0.60	0.80	1.00
L6		1.80 BSC	
θ1	5°	7°	9°
θ2	5°	7°	9°
V2	0°		8°

DS13558 - Rev 1 page 9/15







Figure 19. DPAK (TO-252) recommended footprint (dimensions are in mm)


FP_0068772_30



4.2 DPAK (TO-252) packing information

Figure 20. DPAK (TO-252) tape outline






AM08852v1

DS13558 - Rev 1 page 11/15



Figure 21. DPAK (TO-252) reel outline



AM06038v1

Table 9. DPAK (TO-252) tape and reel mechanical data

	Таре			Reel	
Dim.	mm		Dim.		mm
Dim.	Min.	Max.	Dilli.	Min.	Max.
A0	6.8	7	А		330
В0	10.4	10.6	В	1.5	
B1		12.1	С	12.8	13.2
D	1.5	1.6	D	20.2	
D1	1.5		G	16.4	18.4
E	1.65	1.85	N	50	
F	7.4	7.6	Т		22.4
K0	2.55	2.75			
P0	3.9	4.1	Bas	e qty.	2500
P1	7.9	8.1	Bull	k qty.	2500
P2	1.9	2.1			
R	40				
Т	0.25	0.35			
W	15.7	16.3			

DS13558 - Rev 1 page 12/15



Revision history

Table 10. Document revision history

Date	Revision	Changes
02-Nov-2020	1	First release.

DS13558 - Rev 1 page 13/15



Contents

1	Electrical ratings		2	
2	Electrical characteristics		3	
	2.1	Electrical characteristics (curves)	5	
3	Test	circuits	7	
4	Package information		8	
	4.1	DPAK (TO-252) type C package information	8	
	4.2	DPAK (TO-252) packing information	11	
Revision history			13	



IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, please refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2020 STMicroelectronics - All rights reserved

DS13558 - Rev 1 page 15/15