





Datasheet

N-channel 600 V, 48 m Ω typ., 58 A MDmesh DM6 Power MOSFET in a TO-LL package



TO-LL type A2



N-chG1DS2PS345678DTABZ

Features

Order code	V _{DS}	R _{DS(on)} max.	۱ _D
STO67N60DM6	600 V	59 mΩ	58 A

- Fast-recovery body diode
- Lower R_{DS(on)} per area vs previous generation
- Low gate charge, input capacitance and resistance
- 100% avalanche tested
- Extremely high dv/dt ruggedness
- Zener-protected

Applications

Switching applications

Description

lectronics sales office

This high-voltage N-channel Power MOSFET is part of the MDmesh DM6 fast-recovery diode series. Compared with the previous MDmesh fast generation, DM6 combines very low recovery charge (Q_{rr}), recovery time (t_{rr}) and excellent improvement in $R_{DS(on)}$ per area with one of the most effective switching behaviors available in the market for the most demanding high-efficiency bridge topologies and ZVS phase-shift converters.



Product status link			
STO67N60DM6			
Device summary			
Order code	STO67N60DM6		
Marking	67N60DM6		
Package	TO-LL type A2		
Packing	Tape and reel		

1 Electrical ratings

Table 1. Absolute maximum ratin	qs
---------------------------------	----

Symbol	Parameter	Value	Unit
V _{GS}	Gate-source voltage	±25	V
I _D ⁽¹⁾	Drain current (continuous) at $T_C = 25 \degree C$		
ID ()	Drain current (continuous) at T _C = 100 °C	37	— A
I _{DM} ⁽²⁾	Drain current (pulsed)	190	А
P _{TOT}	Total power dissipation at T_C = 25 °C	240	W
dv/dt ⁽³⁾	Peak diode recovery voltage slope	100	V/ns
di/dt ⁽³⁾	Peak diode recovery current slope	1000	A/µs
dv/dt ⁽⁴⁾	MOSFET dv/dt ruggedness 100		V/ns
T _{stg}	Storage temperature range		°C
TJ	Operating junction temperature range	-55 to 150	°C

1. Referred to TO-247 package.

2. Pulse width is limited by safe operating area.

3. $I_{SD} \leq 33 \text{ A}, V_{DS} \text{ (peak)} < V_{(BR)DSS}, V_{DD} = 400 \text{ V}.$

4. $V_{DS} \le 480 V.$

Table 2. Thermal data

Symbol	Parameter	Value	Unit
R _{thJC}	Thermal resistance, junction-to-case	0.52	°C/W
P.,	Thermal resistance, junction-to-board ⁽¹⁾	43	°C/W
R _{thJB}	Thermal resistance, junction-to-board ⁽²⁾	22	C/VV

1. When mounted on 1 inch² FR-4 pcb, standard footprint 2 Oz copper board.

2. When mounted on 40x40mm FR-4 pcb, 6 cm² 2 Oz copper board.

Table 3. Avalanche characteristics

Symbol	Parameter	Value	Unit
I _{AR}	Avalanche current, repetitive or not repetitive (pulse width limited by T_J max.)	9	А
E _{AS}	Single pulse avalanche energy (starting T_J = 25 °C, I_D = I_{AR} , V_{DD} = 50 V)	845	mJ

2 Electrical characteristics

57

 T_C = 25 °C unless otherwise specified.

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{(BR)DSS}	Drain-source breakdown voltage	V_{GS} = 0 V, I _D = 1 mA	600			V
	V _{GS} = 0 V, V _{DS} = 600 V			1		
DSS	I _{DSS} Zero-gate voltage drain current	V_{GS} = 0 V, V_{DS} = 600 V, T_{C} = 125 °C ⁽¹⁾			100	μA
I _{GSS}	Gate-body leakage current	V _{DS} = 0 V, V _{GS} = ±25 V			±5	μA
V _{GS(th)}	Gate threshold voltage	$V_{DS} = V_{GS}$, $I_D = 250 \ \mu A$	3.25	4.00	4.75	V
R _{DS(on)}	Static drain-source on-resistance	V _{GS} = 10 V, I _D = 29 A		48	59	mΩ

Table 4. On /off-states

1. Defined by design, not subject to production test.

Table 5. Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
C _{iss}	Input capacitance		-	3400	-	pF
C _{oss}	Output capacitance	V_{GS} = 0 V, V_{DS} = 100 V, f = 1 MHz	-	280	-	pF
C _{rss}	Reverse transfer capacitance			2	-	pF
Coss eq. ⁽¹⁾	Equivalent output capacitance	V_{GS} = 0 V, V_{DS} = 0 to 480 V	-	520	-	pF
R _G	Intrinsic gate resistance	f = 1 MHz open drain		1.5	-	Ω
Qg	Total gate charge	V _{DD} = 480 V, I _D = 52 A, V _{GS} = 0 to 10 V	-	72.5	-	nC
Q _{gs}	Gate-source charge	(see Figure 14. Test circuit for gate	-	24.5	-	nC
Q _{gd}	Gate-drain charge	charge behavior)		28.5	-	nC

 C_{oss eq.} is defined as a constant equivalent capacitance giving the same charging time as C_{oss} when V_{DS} increases from 0 to 80% V_{DSS}.

Table 6. Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{d (on)}	Turn-on delay time	V _{DD} = 300 V, I _D = 23.75 A,	-	24.5	-	ns
t _r	Rise time	R_G = 4.7 Ω , V_{GS} = 10 V	-	32	-	ns
t _{d(off)}	Turn-off delay time	(see Figure 13. Switching times test circuit for resistive load and Figure 18. Switching time waveform)	-	87.5	-	ns
t _f	Fall time		-	8.6	-	ns

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I _{SD}	Source-drain current		-		58	А
I _{SDM} ⁽¹⁾	Source-drain current (pulsed)		-		190	А
V _{SD} ⁽²⁾	Forward on voltage	V _{GS} = 0 V, I _{SD} = 58 A	-		1.6	V
t _{rr}	Reverse recovery time	I _{SD} = 47.5 A, di/dt = 100 A/μs,	-	125		ns
Qrr	Reverse recovery charge	V _{DD} = 60 V	-	0.6		μC
I _{RRM}	Reverse recovery current	(see Figure 15. Test circuit for inductive load switching and diode recovery times)	-	9.6		А
t _{rr}	Reverse recovery time	I _{SD} = 47.5 A, di/dt = 100 A/μs,	-	228		ns
Q _{rr}	Reverse recovery charge	V_{DD} = 60 V, T_{J} = 150 °C	-	2.34		μC
I _{RRM}	Reverse recovery current	(see Figure 15. Test circuit for inductive load switching and diode recovery times)	-	20.5		А


Table 7. Source-drain diode


1. Pulse width is limited by safe operating area.

2. Pulse test: pulse duration = $300 \ \mu$ s, duty cycle 1.5%.

t_p (s)

2.1 Electrical characteristics (curves)









Figure 2. Maximum transient thermal impedance GADG191220191258ZTH Z_{thJC} (°C/W) duty=0.5 0.4 10 -1 0.2 0.3 0.1 0.05 10 -2 R_{thJC} = 0.52 °C/W $duty = t_{on} / T$ Single pulse Т 10 -3

10 -5 10 -4 10 -3


10 -6





10 -2


10 -1

Figure 6. Typical drain-source on-resistance













Vdd


Test circuits 3












57

4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: www.st.com. ECOPACK is an ST trademark.

4.1 TO-LL type A2 package information





DM00276569_5_type_A2

Disc		mm	
Dim.	Min.	Тур.	Max.
A	2.20	2.30	2.40
A1	0.40	0.48	0.60
b	0.70	0.80	0.90
С		0.46	
c1		0.15	
С	10.28	10.38	10.48
C2	2.35	2.45	2.55
C3		1.16	
D	9.80	9.90	10.00
D2	3.30	3.50	3.70
D3	9.30	9.40	9.50
D4	8.20	8.40	8.60
D5	9.50	9.70	9.90
D6		7.40	
D7		2.20	
е		1.20	
E	11.48	11.68	11.88
E1		5.58	
E2		6.15	
E3		5.14	
E4		0.90	
E5		0.72	
E6	7.03	7.23	7.43
E7		1.44	
E8	0.50	0.70	0.90
К	1.70	1.90	2.10
K1	2.40		
L		0.70	
L1		0.44	
L2	0.40	0.60	0.80
θ		11°	

Table 8. TO-LL type A2 package mechanical data




Figure 20. TO-LL type A2 recommended footprint (dimensions are in mm)

DM00276569_5_type_A2

4.2 TO-LL packing information

57






Figure 22. Reel outline and dimensions



DS132	219 - Rev 5
Downloaded from	Arrow.com.





Revision history

Table 9. Document revision history

Date	Revision	Changes
03-Feb-2020	1	First release.
20-Mar-2020	2	Updated title of the document, section <i>Features</i> , <i>Table 1. Absolute maximum ratings</i> , <i>Table 4. On /off-states</i> and <i>Table 7. Source-drain diode</i> .
28-Jul-2020	3	Updated Table 1. Absolute maximum ratings. Added Section 4.2 TO-LL packing information.
30-Apr-2021	4	Updated <i>title</i> and <i>Device summary</i> in cover page. Updated <i>Section 4 Package information.</i> Minor text changes.
08-Jun-2021	5	 Modified features and I_D value on cover page. Modified Table 1. Absolute maximum ratings, Table 2. Thermal data, Table 4. On /off-states and Table 7. Source-drain diode. Modified Figure 1. Safe operating area, Figure 2. Maximum transient thermal impedance, Figure 6. Typical drain-source on-resistance and Figure 12. Typical reverse diode forward characteristics. Minor text changes.



Contents

1	Electrical ratings			
2	Electrical characteristics			
	2.1	Electrical characteristics (curves)	. 5	
3	Test o	circuits	.7	
4	Package information			
	4.1	TO-LL type A2 package information	. 8	
	4.2	TO-LL packing information	11	
Rev	ision h	nistory	13	

IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, please refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2021 STMicroelectronics - All rights reserved