MOSFET - N-Channel, DUAL COOL® 56, POWERTRENCH®

30 V, 100 A, 0.99 m Ω

FDMS7650DC

General Description

This N-Channel MOSFET is produced using ON Semiconductor's advanced POWERTRENCH process. Advancements in both silicon and DUAL COOL package technologies have been combined to offer the lowest $r_{DS(on)}$ while maintaining excellent switching performance by extremely low Junction-to-Ambient thermal resistance.


Features

- DUAL COOL Top Side Cooling PQFN package
- Max $r_{DS(on)} = 0.99 \text{ m}\Omega$ at $V_{GS} = 10 \text{ V}$, $I_D = 36 \text{ A}$
- Max $r_{DS(on)} = 1.55 \text{ m}\Omega$ at $V_{GS} = 4.5 \text{ V}$, $I_D = 32 \text{ A}$
- High performance technology for extremely low r_{DS(on)}
- This Device is Pb-Free and is RoHS Compliant



ON Semiconductor®

www.onsemi.com




Bottom

DFN8 5x6.15, 1.27P, DUAL COOL 56 CASE 506EG

Top


MARKING DIAGRAM



7650 = Specific Device Code A = Assembly Location

Y = Year WW = Work Week

ZZ = Assembly Lot Code



N-Channel MOSFET

ORDERING INFORMATION

See detailed ordering and shipping information on page 7 of this data sheet

MOSFET MAXIMUM RATINGS ($T_A = 25^{\circ}C$ unless otherwise specified)

Symbol	Parameter		Rating	Unit
V _{DS}	Drain to Source Voltage		30	V
V_{GS}	Gate to Source Voltage (Note 4)		+20	V
I _D	Drain Current - Continuous (Package limited)	T _C = 25°C	100	Α
	- Continuous (Silicon limited)	T _C = 25°C	289	
	- Continuous	T _A = 25 °C (Note 1a)	47	
	- Pulsed		200	
E _{AS}	Single Pulse Avalanche Energy (Note 3)		578	mJ
dv/dt	Peak Diode Recovery dv/dt (Note 5)		0.5	V/ns
P_{D}	Power Dissipation $T_C = 25^{\circ}C$		125	W
	Power Dissipation	T _A = 25°C (Note 1a)	3.3	
T _J , T _{STG}	Operating and Storage Junction Temperature Range	ge	-55 to +150	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

THERMAL CHARACTERISTICS

Symbol	Parameter	Rating	Unit
$R_{ heta JC}$	Thermal Resistance, Junction to Case (Top Source)	2.3	°C/W
$R_{\theta JC}$	Thermal Resistance, Junction to Case (Bottom Drain)	1	
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient (Note 1a)	38	
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient (Note 1b)	81	
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient (Note 1i)	16	
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient (Note 1j)	23	
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient (Note 1k)	11	

ELECTRICAL CHARACTERISTICS ($T_J = 25^{\circ}C$ unless otherwise noted)

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit
ON CHARA	CTERISTICS		•	-	<u>-</u>	-
BV _{DSS}	Drain to Source Breakdown Voltage	$I_D = 250 \mu A, V_{GS} = 0 V$	30	_	-	V
ΔBV_{DSS}	Breakdown Voltage Temperature	I _D = 250 μA, referenced to 25°C	-	12	-	mV/°C
ΔT_{j}	Coefficient					
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} = 24 V, V _{GS} = 0 V	_	_	1	μΑ
I _{GSS}	Gate to Source Leakage Current, Forward	V _{GS} = 20 V, V _{DS} = 0 V	-	-	100	nA
ON CHARA	CTERISTICS					
V _{GS(th)}	Gate to Source Threshold Voltage	$V_{GS} = V_{DS}, I_D = 250 \mu A$	1.1	1.9	2.7	V
$\frac{\Delta V_{GS(th)}}{\Delta T_{j}}$	Gate to Source Threshold Voltage Temperature Coefficient	I_D = 250 μA, referenced to 25°C	-	-7	_	mV/°C
r _{DS(on)}	Static Drain to Source On Resistance	V _{GS} = 10 V, I _D = 36 A	-	0.6	0.99	mΩ
		V _{GS} = 4.5 V, I _D = 32 A	-	1	1.55	
		V _{GS} = 10 V, I _D = 36 A, T _J = 125°C	_	0.9	1.5	
9 _{FS}	Forward Transconductance	V _{DS} = 5 V, I _D = 36 A	-	225	-	S
DYNAMIC C	HARACTERISTICS		1		1	ı
C _{iss}	Input Capacitance	V _{DS} = 15 V, V _{GS} = 0 V, f = 1 MHz	_	11100	14765	pF
C _{oss}	Output Capacitance		_	3440	4575	pF
C _{rss}	Reverse Transfer Capacitance		-	205	310	pF
R _g	Gate Resistance		-	1.3	-	Ω
SWITCHING	CHARACTERISTICS		•	•	-	
t _{d(on)}	Turn-On Delay Time	$V_{DD} = 15 \text{ V}, I_D = 36 \text{ A}, V_{GS} = 10 \text{ V},$	-	29	46	ns
t _r	Rise Time	$R_{GEN} = 6 \Omega$	-	28	45	ns
t _{d(off)}	Turn-Off Delay Time		_	81	130	ns
t _f	Fall Time		-	20	32	ns
Qg	Total Gate Charge	V _{GS} = 0 V to 10 V V _{DD} = 15 V,	_	147	206	nC
Qg	Total Gate Charge	$V_{GS} = 0 \text{ V to } 4.5 \text{ V}$ $I_D = 36 \text{ A}$	_	62	87	nC
Q _{gs}	Gate to Source Charge	V _{DD} = 15 V, I _D = 36 A	_	38	-	nC
Q _{gd}	Gate to Drain "Miller" Charge		_	9.7	-	nC
DRAIN-SOL	JRCE DIODE CHARACTERISTICS					
V_{SD}	Source to Drain Diode Forward Voltage	V _{GS} = 0 V, I _S = 2.1 A (Note 2)	_	0.7	1.2	V
		V _{GS} = 0 V, I _S = 36 A (Note 2)	-	0.8	1.3	
t _{rr}	Reverse Recovery Time	I _F = 36 A, di/dt = 100 A/μs	-	75	120	ns
Q _{rr}	Reverse Recovery Charge		_	61	98	nC
	•	•		•		•

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

THERMAL CHARACTERISTICS

Symbol	Parameter	Rating	Unit
$R_{ heta JC}$	Thermal Resistance, Junction to Case (Top Source)	2.3	°C/W
$R_{ heta JC}$	Thermal Resistance, Junction to Case (Bottom Drain)	1	
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient (Note 1a)	38	
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient (Note 1b)	81	
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient (Note 1c)	27	
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient (Note 1d)	34	
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient (Note 1e)	16	
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient (Note 1f)	19	
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient (Note 1g)	26	
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient (Note 1h)	61	
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient (Note 1i)	16	
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient (Note 1j)	23	
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient (Note 1k)	11	
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient (Note 1I)	13	

NOTES:

R_{θJA} is determined with the device mounted on a FR-4 board using a specified pad of 2 oz copper as shown below. R_{θJC} is guaranteed by design while R_{θCA} is determined by the user's board design.



a. 38°C/W when mounted on
 a 1 in² pad of 2 oz copper



b. 0°C/W when mounted on a minimum pad of 2 oz copper

- c. Still air, 20.9 x 10.4 x 12.7 mm Aluminum Heat Sink, 1 in² pad of 2 oz copper
- d. Still air, 20.9 x 10.4 x 12.7 mm Aluminum Heat Sink, minimum pad of 2 oz copper
- e. Still air, 45.2 x 41.4 x 11.7 mm Aavid Thermalloy Part # 10-L41B-11 Heat Sink, 1 in² pad of 2 oz copper
- f. Still air, 45.2 x 41.4 x 11.7 mm Aavid Thermalloy Part # 10-L41B-11 Heat Sink, minimum pad of 2 oz copper
- g. 200FPM Airflow, No Heat Sink,1 in² pad of 2 oz copper
- h. 200FPM Airflow, No Heat Sink, minimum pad of 2 oz copper
- i. 200FPM Airflow, 20.9 x 10.4 x 12.7 mm Aluminum Heat Sink, 1 in² pad of 2 oz copper
- j. 200FPM Airflow, 20.9 x 10.4 x 12.7 mm Aluminum Heat Sink, minimum pad of 2 oz copper
- k. 200FPM Airflow, 45.2 x 41.4 x 11.7 mm Aavid Thermalloy Part # 10-L41B-11 Heat Sink, 1 in² pad of 2 oz copper
- I. 200FPM Airflow, 45.2 x 41.4 x 11.7 mm Aavid Thermalloy Part # 10-L41B-11 Heat Sink, minimum pad of 2 oz copper
- 2. Pulse Test: Pulse Width < 300 μs, Duty cycle < 2.0%.
- 3. E_{AS} of 578 mJ is based on starting $T_J = 25$ °C; N-ch: L = 1 mH, I_{AS} = 34 A, $V_{DD} = 27$ V, $V_{GS} = 10$ V.
- 4. As an N-ch device, the negative Vgs rating is for low duty cycle pulse ocurrence only. No continuous rating is implied.
- 5. $I_{SD} \le 3$ 36 A, di/dt 3 100 A/ μ s, $V_{DD} \le BV_{DSS}$, Starting $T_J = 25^{\circ}C$.

TYPICAL CHARACTERISTICS (T_J = 25°C unless otherwise noted)




Figure 1. On Region Characteristics




Figure 3. Normalized On Resistance vs. Junction Temperature




Figure 5. Transfer Characteristics




Figure 2. Normalized On–Resistance vs. Drain Current and Gate Voltage




Figure 4. On-Resistance vs. Gate to Source Voltage




Figure 6. Source to Drain Diode Voltage vs. Source Current

TYPICAL CHARACTERISTICS (T_J = 25°C unless otherwise noted)




Figure 7. Gate Charge Characteristics




Figure 9. Unclamped Inductive Switching Capability




Figure 11. Forward Bias Safe Operating Area




Figure 8. Capacitance vs. Drain to Source Voltage




Figure 10. Maximum Continuous Drain Current vs. Case Temperature




Figure 12. Single Pulse Maximum Power Dissipation

TYPICAL CHARACTERISTICS ($T_J = 25^{\circ}C$ unless otherwise noted)




Figure 13. Junction-to-Ambient Transient Thermal Response Curve

ORDERING INFORMATION


Device	Device Marking	Package	Reel Size	Tape Width	Shipping [†]
FDMS7650DC	7650	DFN8 5x6.15, 1.27P, DUAL COOL 56 (Pb-Free)	13"	12 mm	3000 / Tape & Reel

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

DUAL COOL and POWERTRENCH are registered trademarks of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries.

DFN8 5x6.15, 1.27P, DUAL COOL CASE 506EG ISSUE D


DATE 25 AUG 2020



NOTES:

- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 2009.
- 2. CONTROLLING DIMENSION: MILLIMETERS
- 3. COPLANARITY APPLIES TO THE EXPOSED PADS AS WELL AS THE TERMINALS.
- 4. DIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR GATE BURRS.
- 5. SEATING PLANE IS DEFINED BY THE TERMINALS. "A1" IS DEFINED AS THE DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT ON THE PACKAGE BODY.


TOT VILVV			
FRONT VIEW SEE DETAIL "B"	8X 0.10 C	DETAIL "B"	SEATING PLANE
0.10 (M) C		SCALE: 2:1	



DIM	MILLIMETERS			
Diw	MIN.	NOM.	MAX.	
Α	0.85	0.90	0.95	
A1	-	-	0.05	
A2	-	-	0.05	
b	0.31	0.41	0.51	
b1	0.21	0.31	0.41	
С	0.20	0.25	0.30	
D	4.90	5.00	5.10	
D1	4.80	4.90	5.00	
D2	3.67	3.82	3.97	
D3	2.60 REF			
D4		0.86 RE	F	
Е	6.05	6.15	6.25	
E1	5.70	5.80	5.90	
E2	3.38	3.48	3.58	
E3		3.30 REF	-	
E4	Ī	0.50 REF		
E5	Ü	0.34 REF	:	
E6	0.30 REF			
E7	0.52 REF			
е	1.27 BSC			
1/2e	0,635 BSC			
K	1.30	1.40	1.50	
L	0.56	0.66	0.76	
L1	0.52	0.62	0.72	
Ф	0°		12°	

GENERIC MARKING DIAGRAM*

BOTTOM VIEW



XXXX = Specific Device Code

A = Assembly Location

Y = Year

WW = Work Week

ZZ = Assembly Lot Code

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.

DOCUMENT NUMBER:	98AON84257G	Electronic versions are uncontrolled except when accessed directly from the Document Repository Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	DFN8 5x6.15, 1.27P, DUAL COOL		PAGE 1 OF 1	

RECOMMENDATION

*FOR ADDITIONAL INFORMATION ON OUR PB-FREE STRATEGY AND SOLDERING DETAILS, PLEASE DOWNLOAD THE ON SEMICONDUCTOR SOLDERING AND MOUNTING TECHNIQUES

REFERENCE MANUAL, SOLDERRM/D.

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT: Email Requests to: orderlit@onsemi.com

onsemi Website: www.onsemi.com

TECHNICAL SUPPORT North American Technical Support: Voice Mail: 1 800–282–9855 Toll Free USA/Canada Phone: 011 421 33 790 2910

Europe, Middle East and Africa Technical Support:

Phone: 00421 33 790 2910

For additional information, please contact your local Sales Representative