

# STB7NK80Z, STB7NK80Z-1 STP7NK80ZFP, STP7NK80Z

# N-channel 800 V, 1.5 Ω, 5.2 A, TO-220,TO-220FP,D<sup>2</sup>PAK,I<sup>2</sup>PAK Zener-protected SuperMESH™ Power MOSFET

### Features

Туре	V <sub>DSS</sub> (@Tjmax)	R <sub>DS(on)</sub>	I <sub>D</sub>
STP7NK80Z	800V	< <b>1.8</b> Ω	5.2A
STP7NK80ZFP	800V	< 1.8Ω	5.2A
STB7NK80Z	800V	< <b>1.8</b> Ω	5.2A
STB7NK80Z-1	800V	< 1.8Ω	5.2A

- Extremely high dv/dt capability
- 100% avalanche tested
- Gate charge minimized
- Very low intrinsic capacitances
- Very good manufacturing repeatability

### **Applications**

Switching application

### Description

The SuperMESH<sup>™</sup> series is obtained through an extreme optimization of ST's well established strip-based PowerMESH<sup>™</sup> layout. In addition to pushing on-resistance significantly down, special care is taken to ensure a very good dv/dt capability for the most demanding applications. Such series complements ST full range of high voltage Power MOSFETs including revolutionary MDmesh<sup>™</sup> products.





Figure 1. Internal schematic diagram



Order codes	Marking	Package	Packaging
STB7NK80ZT4	B7NK80Z	D²PAK	Tape e reel
STB7NK80Z-1	B7NK80Z	I²PAK	
STP7NK80Z	P7NK80Z	TO-220	Tube
STP7NK80ZFP	P7NK80ZFP	TO-220FP	

Doc ID 8979 Rev 6

www.st.com

# Contents

1	Electrical ratings	3
2	Electrical characteristics	4
	2.1 Electrical characteristics (curves)	6
3	Test circuits	9
4	Package mechanical data 1	0
5	Packaging mechanical data 1	5
6	Revision history1	6



## 1 Electrical ratings

Table 2. Absolute maximum ratings
-----------------------------------

Cumbal	Parameter		Va	alue		11
Symbol	Parameter	TO-220	D <sup>2</sup> PAK	I <sup>2</sup> PAK	TO-220FP	Unit
V <sub>DS</sub>	Drain-source voltage ( $V_{GS} = 0$ )	800				V
V <sub>GS</sub>	Gate- source voltage	± 30			V	
I <sub>D</sub>	Drain current (continuous) at $T_C = 25 \ ^{\circ}C$	5.2 5.2 <sup>(1)</sup>		А		
I <sub>D</sub>	Drain current (continuous) at $T_C = 100 \ ^{\circ}C$	3.3 3.3 <sup>(1)</sup>		3.3 <sup>(1)</sup>	А	
I <sub>DM</sub> <sup>(2)</sup>	Drain current (pulsed)		20.8		20.8 <sup>(1)</sup>	А
P <sub>TOT</sub>	Total dissipation at $T_C = 25^{\circ}C$		125		30	W
	Derating factor		1		0.24	W/°C
V <sub>ESD(G-S)</sub>	Gate source ESD (HBM-C=100 pF, R=1.5 kΩ)	4000		v		
dv/dt <sup>(3)</sup>	Peak diode recovery voltage slope		4	1.5		V/ns
V <sub>ISO</sub>	Insulation withstand voltage (RMS) from all three leads to external heat sink (t=1 s; $T_C$ = 25 °C)				2500	v
T <sub>j</sub> T <sub>stg</sub>	Max operating junction temperature Storage temperature		-55 1	to 150		°C ℃

1. Limited only by maximum temperature allowed

2. Pulse width limited by safe operating area

3. I\_{SD}~\leq 5.2 A, di/dt  $\leq$  200 A/µs, V\_{DD}~\leq V\_(BR)DSS, T\_j~ $\leq$  T\_JMAX.

#### Table 3.Thermal data

Cumbal	Devenueter		v	alue		11
Symbol	Parameter	TO-220	D <sup>2</sup> PAK	I <sup>2</sup> PAK	TO-220FP	Unit
R <sub>thj-case</sub>	Thermal resistance junction-case max		1		4.2	°C/W
R <sub>thj-amb</sub>	Thermal resistance junction-ambient max		6	62.5		°C/W
Т	Maximum lead temperature for soldering purpose		;	300		°C

#### Table 4. Avalanche characteristics

Symbol	Parameter	Value	
I <sub>AR</sub>	Avalanche current, repetitive or not-repetitive (pulse width limited by Tj Max)	5.2	A
E <sub>AS</sub>	Single pulse avalanche energy (starting $T_J = 25 \text{ °C}, I_D = I_{AR}, V_{DD} = 50 \text{ V}$ )	210	mJ



## 2 Electrical characteristics

(T<sub>CASE</sub> = 25 °C unless otherwise specified)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V <sub>(BR)DSS</sub>	Drain-source Breakdown voltage	I <sub>D</sub> =1 mA, V <sub>GS</sub> = 0	800			V
I <sub>DSS</sub>	Zero gate voltage Drain Current (V <sub>GS</sub> = 0)	$V_{DS} =$ Max rating $V_{DS} =$ Max rating, $T_{C} =$ 125 °C			1 50	μΑ μΑ
I <sub>GSS</sub>	Gate-body leakage Current (V <sub>DS</sub> = 0)	V <sub>GS</sub> = ± 20 V			± 10	μA
V <sub>GS(th)</sub>	Gate threshold voltage	$V_{DS} = V_{GS}$ , $I_D = 100 \ \mu A$	3	3.75	4.5	V
R <sub>DS(on)</sub>	Static drain-source on resistance	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 2.6 A		1.5	1.8	Ω

#### Table 5. On/off states

#### Table 6. Dynamic

Table 0.	Dynamic					
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
9 <sub>fs</sub> <sup>(1)</sup>	Forward transconductance	$V_{DS} = 15 \text{ V}, \text{ I}_{D} = 2.6 \text{ A}$	-	5		S
C <sub>iss</sub> C <sub>oss</sub> C <sub>rss</sub>	Input capacitance Output capacitance Reverse transfer capacitance	V <sub>DS</sub> = 25 V, f = 1 MHz, V <sub>GS</sub> = 0	-	1138 122 25		pF pF pF
C <sub>oss eq.</sub>	Equivalent output capacitance	$V_{DS}$ =0 , $V_{DS}$ = 0 to 640 V	-	50		pF
t <sub>d(on)</sub> t <sub>r</sub> t <sub>r(off)</sub> t <sub>r</sub>	Turn-on delay time Rise time Turn-off delay time Fall time	$V_{DD} = 400 \text{ V}, \text{ I}_{D} = 2.6 \text{ A},$ $R_{G} = 4.7 \Omega, V_{GS} = 10 \text{ V}$ (see <i>Figure 17</i> )	-	20 12 45 20		ns ns ns ns
Q <sub>g</sub> Q <sub>gs</sub> Q <sub>gd</sub>	Total gate charge Gate-source charge Gate-drain charge	$V_{DD} = 640 \text{ V}, I_D = 5.2 \text{ A},$ $V_{GS} = 10 \text{ V}$ (see <i>Figure 18</i> )	-	40 7 21	56	nC nC nC
t <sub>r(Voff)</sub> t <sub>r</sub> t <sub>c</sub>	Off-voltage rise time Fall time Cross-over time	$V_{DD} = 640 \text{ V}, I_D = 5.2 \text{ A},$ $R_G = 4.7 \Omega, V_{GS} = 10 \text{ V}$ (see <i>Figure 17</i> )	-	12 10 20		ns ns ns

1. Pulsed: pulse duration=300µs, duty cycle 1.5%

2.  $C_{oss \ eq.}$  is defined as a constant equivalent capacitance giving the same charging time as  $C_{oss}$  when  $V_{DS}$  increases from 0 to 80%  $V_{DSS}$ .



Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I <sub>SD</sub> I <sub>SDM</sub> <sup>(1)</sup>	Source-drain current Source-drain current (pulsed)		-		5.2 20.8	A A
V <sub>SD</sub> <sup>(2)</sup>	Forward on voltage	$I_{SD} = 5.2 \text{ A}, V_{GS} = 0$	-		1.6	V
t <sub>rr</sub> Q <sub>rr</sub> I <sub>RRM</sub>	Reverse recovery time Reverse recovery charge Reverse recovery current	$I_{SD} = 5.2 \text{ A}, \text{ di/dt} = 100$ A/µs V <sub>DD</sub> = 50 V, Tj = 150°C (see <i>Figure 22</i> )	-	530 3.31 12.5		ns μC Α

Table 7. Source drain diode

1. Pulsed: pulse duration=300µs, duty cycle 1.5%

2. Pulse width limited by safe operating area

Table 8. Gate-source zener diod
---------------------------------

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
BV <sub>GSO</sub>	Gate-source breakdown voltage	$I_{GS}$ = ± 1mA (open drain)	30			V

The built-in back-to-back Zener diodes have specifically been designed to enhance not only the device's ESD capability, but also to make them safely absorb possible voltage transients that may occasionally be applied from gate to source. In this respect the Zener voltage is appropriate to achieve an efficient and cost-effective intervention to protect the device's integrity. These integrated Zener diodes thus avoid the usage of external components.



D<sup>2</sup>PAK, I<sup>2</sup>PAK

0.01

10<sup>-3</sup>

, SINGLE PULSE

10-4

= 0.5

0.2

0.05 0.02

0.01

10<sup>-2</sup>

SINGLE PULSE

Thermal impedance for TO-220,

0020510

 $Z_{th} = k R_{thJ-c}$ 

 $Z_{th} = k R_{thJ-c}$ 

10<sup>0</sup> t<sub>p</sub>(s)

 $\delta = t_p / \tau$ 

10<sup>-1</sup>

 $10^{-1} t_{p}(s)$ 

 $\delta = t_p / \tau$ 

10-2

Thermal impedance for TO-220FP

Figure 3.

Κ

 $\delta = 0.5$ 

0.2 0 10-

0.0

0.0

10-2

κ

10-

10-2

 $10^{-3}$ 


-4


10

Figure 5.


10-5

#### 2.1 **Electrical characteristics (curves)**






Safe operating area for TO-220FP Figure 4.







10-3





6/17

#### Figure 8. Transconductance

#### Figure 9. Static drain-source on resistance




Figure 10. Gate charge vs gate-source voltage Figure 11. Capacitance variations







Figure 12. Normalized gate threshold voltage Figure 13. Normalized on resistance vs vs temperature temperature






# Figure 14. Source-drain diode forward characteristic






# Figure 16. Maximum avalanche energy vs temperature




#### Figure 15. Normalized BVDSS vs temperature





## 3 Test circuits

Figure 17. Switching times test circuit for resistive load









Figure 18. Gate charge test circuit

Figure 19. Test circuit for inductive load I switching and diode recovery times











Figure 22. Switching time waveform





## 4 Package mechanical data


In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK<sup>®</sup> packages, depending on their level of environmental compliance. ECOPACK<sup>®</sup> specifications, grade definitions and product status are available at: www.st.com. ECOPACK is an ST trademark.



Dim	mm				
Dim.	Min.	Тур.	Max.		
A	4.4		4.6		
В	2.5		2.7		
D	2.5		2.75		
E	0.45		0.7		
F	0.75		1		
F1	1.15		1.70		
F2	1.15		1.70		
G	4.95		5.2		
G1	2.4		2.7		
Н	10		10.4		
L2		16			
L3	28.6		30.6		
L4	9.8		10.6		
L5	2.9		3.6		
L6	15.9		16.4		
L7	9		9.3		
Dia	3		3.2		

Table 9. TO-220FP mechanical data


#### Figure 23. TO-220FP drawing



57

TO-220 type	A	mechanical	data
-------------	---	------------	------


Dim	mm			
Dim	Min	Тур	Max	
Α	4.40		4.60	
b	0.61		0.88	
b1	1.14		1.70	
С	0.48		0.70	
D	15.25		15.75	
D1		1.27		
E	10		10.40	
е	2.40		2.70	
e1	4.95		5.15	
F	1.23		1.32	
H1	6.20		6.60	
J1	2.40		2.72	
L	13		14	
L1	3.50		3.93	
L20		16.40		
L30		28.90		
ØP	3.75		3.85	
Q	2.65		2.95	






I<sup>2</sup>PAK (TO-262) mechanical data

Dim		mm		inch		
Dim	Min	Тур	Max	Min	Тур	Max
A	4.40		4.60	0.173		0.181
A1	2.40		2.72	0.094		0.107
b	0.61		0.88	0.024		0.034
b1	1.14		1.70	0.044		0.066
С	0.49		0.70	0.019		0.027
c2	1.23		1.32	0.048		0.052
D	8.95		9.35	0.352		0.368
e	2.40		2.70	0.094		0.106
e1	4.95		5.15	0.194		0.202
E	10		10.40	0.393		0.410
L	13		14	0.511		0.551
L1	3.50		3.93	0.137		0.154
L2	1.27		1.40	0.050		0.055






Dim		mm			inch		
	Min	Тур	Max	Min	Тур	Max	
A	4.40		4.60	0.173		0.181	
A1	0.03		0.23	0.001		0.009	
b	0.70		0.93	0.027		0.037	
b2	1.14		1.70	0.045		0.067	
С	0.45		0.60	0.017		0.024	
c2	1.23		1.36	0.048		0.053	
D	8.95		9.35	0.352		0.368	
D1	7.50			0.295			
E	10		10.40	0.394		0.409	
E1	8.50			0.334			
е		2.54			0.1		
e1	4.88		5.28	0.192		0.208	
Н	15		15.85	0.590		0.624	
J1	2.49		2.69	0.099		0.106	
L	2.29		2.79	0.090		0.110	
L1	1.27		1.40	0.05		0.055	
L2	1.30		1.75	0.051		0.069	
R		0.4			0.016		
V2	0°		8°	0°		8°	






## 5 Packaging mechanical data

D<sup>2</sup>PAK FOOTPRINT



#### TAPE AND REEL SHIPMENT



\* on sales type



# 6 Revision history

Table 10. Revision history

Date	Revision	Changes	
09-Sep-2004	3	Complete version	
16-Aug-2006	4	New template, no content change	
09-Oct-2006 5		Corrected order code	
28-Mar-2010	6	Corrected Table 1: Device summary	



#### Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2010 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

