# STD4NK100Z

Datasheet - production data



# Automotive-grade N-channel 1000 V, 5.6 Ω typ., 2.2 A SuperMESH<sup>™</sup> Power MOSFET Zener-protected in a DPAK



#### Figure 1. Internal schematic diagram



#### Features

Order code	V <sub>DSS</sub>	R <sub>DS(on)max</sub>	I <sub>D</sub>
STD4NK100Z	1000 V	6.8 Ω	2.2 A

- Designed for automotive applications and AEC-Q101 qualified
- Extremely high dv/dt capability
- 100% avalanche tested
- Gate charge minimized
- Very low intrinsic capacitance
- Zener-protected

### Applications

• Switching application

### Description

This device is an N-channel Zener-protected Power MOSFET developed using STMicroelectronics' SuperMESH<sup>™</sup> technology, achieved through optimization of ST's well established strip-based PowerMESH<sup>™</sup> layout. In addition to a significant reduction in onresistance, this device is designed to ensure a high level of dv/dt capability for the most demanding applications.

Order code	Marking	Package	Packaging
STD4NK100Z	4NK100Z	DPAK	Tape and reel

Note: HTRB test has been performed at 80% of  $V_{(BR)DSS}$  according to AEC-Q101 rev. C. All the other tests have been done according to the new rev. D.

This is information on a product in full production.

### Contents

1	Electrical ratings	3
2	Electrical characteristics	4
	2.1 Electrical characteristics (curves)	6
3	Test circuits	8
4	Package information	9
5	Packing information1	3
6	Revision history1	15



## 1 Electrical ratings

Symbol	Parameter	Value	Unit
V <sub>DS</sub>	Drain-source voltage	1000	V
$V_{GS}$	Gate-source voltage	± 30	V
I <sub>D</sub>	Drain current (continuous) at $T_C = 25 \text{ °C}$	2.2	А
I <sub>D</sub>	Drain current (continuous) at T <sub>C</sub> =100 °C	1	А
I <sub>DM</sub> <sup>(1)</sup>	Drain current (pulsed)	8.8	А
P <sub>TOT</sub>	Total dissipation at $T_{C} = 25 \ ^{\circ}C$	90	W
$V_{ESD(G-S)}$	Gate source ESD (HBM-C=100pF, R=1.5 k $\Omega$ )	3000	V
$d_v / d_t^{(2)}$	Peak diode recovery voltage slope	4.5	V/ns
T <sub>J</sub> T <sub>stg</sub>	Operating junction temperature Storage temperature	-55 to 150	°C

#### Table 2. Absolute maximum ratings

1. Pulse width limited by safe operating area

2.  $I_{SD} \leq$  2.2 A, di/dt  $\leq$  200 A/µs,  $V_{DD} \leq V_{(BR)DSS}$ ,  $T_j \leq T_{JMAX.}$ 

#### Table 3. Thermal data

Symbol	Parameter	Value	Unit
R <sub>thj-case</sub>	Thermal resistance junction-case max	1.39	°C/W
R <sub>thj-pcb</sub> <sup>(1)</sup>	Thermal resistance junction-pcb max	50	°C/W

1. When mounted on 1inch<sup>2</sup> FR-4 board, 2 oz Cu

#### Table 4. Avalanche characteristics

Symbol	Parameter	Value	Unit
I <sub>AR</sub>	Avalanche current, repetitive or not-repetitive (pulse width limited by $T_{\text{JMAX}}$ )	2.2	А
E <sub>AS</sub>	Single pulse avalanche energy (starting T <sub>J</sub> =25 °C, I <sub>D</sub> =I <sub>AR</sub> , V <sub>DD</sub> =50 V)	110	mJ



### 2 Electrical characteristics

(T<sub>CASE</sub>=25 °C unless otherwise specified)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V <sub>(BR)DSS</sub>	Drain-source breakdown voltage	I <sub>D</sub> = 1 mA, V <sub>GS</sub> = 0	1000			V
I <sub>DSS</sub>	Zero gate voltage drain current (V <sub>GS</sub> = 0)	V <sub>DS</sub> = 1000 V, V <sub>DS</sub> = 1000 V, Tc = 125 °C			1 50	μΑ μΑ
I <sub>GSS</sub>	Gate body leakage current $(V_{GS} = 0)$	V <sub>GS</sub> = ± 20 V			±10	μΑ
V <sub>GS(th)</sub>	Gate threshold voltage	$V_{DS} = V_{GS}, I_D = 50 \ \mu A$	3	3.75	4.5	V
R <sub>DS(on)</sub>	Static drain-source on-resistance	V <sub>GS</sub> = 10 V, I <sub>D =</sub> 1.1 A		5.6	6.8	Ω

|--|

#### Table 6. Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
C <sub>iss</sub>	Input capacitance		-	601	-	pF
C <sub>oss</sub>	Output capacitance	V <sub>DS</sub> =25 V, f=1 MHz,	-	53	-	pF
C <sub>rss</sub>	Reverse transfer capacitance	V <sub>GS</sub> =0	-	12	-	pF
C <sub>oss. eq</sub> <sup>(1)</sup>	Equivalent output capacitance	$V_{GS}$ =0, $V_{DS}$ =0 V to 800 V	-	15	-	pF
t <sub>d(on)</sub>	Turn-on delay time	V <sub>DD</sub> =500 V, I <sub>D</sub> = 1.25 A, R <sub>G</sub> =4.7 Ω, V <sub>GS</sub> =10 V (see <i>Figure 16</i> )	-	15	-	ns
t <sub>r</sub>	Rise time		-	7.5	-	ns
t <sub>d(off)</sub>	Off-voltage rise time		-	32	-	ns
t <sub>f</sub>	Fall time		-	39	-	ns
Qg	Total gate charge	V <sub>DD</sub> =800 V, I <sub>D</sub> = 2.5 A V <sub>GS</sub> =10 V	-	18	-	nC
Q <sub>gs</sub>	Gate-source charge		-	3.6	-	nC
Q <sub>gd</sub>	Gate-drain charge	(see Figure 15)	-	9.2	-	nC

1.  $C_{oss\ eq.}$  is defined as a constant equivalent capacitance giving the same charging time as  $C_{oss}$  when  $V_{DS}$  increases from 0 to 80%  $V_{DSS}$ 



Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I <sub>SD</sub>	Source-drain current		-		2.2	А
$I_{SDM}^{(1)}$	Source-drain current (pulsed)		-		8.8	А
$V_{SD}^{(2)}$	Forward on voltage	I <sub>SD</sub> = 2.2 A, V <sub>GS</sub> =0	-		1.6	V
t <sub>rr</sub>	Reverse recovery time	I <sub>SD</sub> = 2.5 A,	-	584		ns
Q <sub>rr</sub>	Reverse recovery charge	$di/dt = 100 \text{ A/}\mu\text{s},$	-	2.3		μC
I <sub>RRM</sub>	Reverse recovery current	(see <i>Figure 14</i> )	-	8		А
t <sub>rr</sub>	Reverse recovery time	I <sub>SD</sub> = 2.5 A,	-	628		ns
Q <sub>rr</sub>	Reverse recovery charge	di/dt = 100 A/µs,	-	2.5		μC
I <sub>RRM</sub>	Reverse recovery current	(see <i>Figure 14</i> )	-	8.1		A

Table 7. Source drain diode

1. Pulse width limited by safe operating area

2. Pulsed: pulse duration=300 µs, duty cycle 1.5%

#### Table 8. Gate-source Zener diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V <sub>(BR)GSO</sub>	Gate-source breakdown voltage	I <sub>gs</sub> =± 1 mA, I <sub>D</sub> =0	30		-	V

The built-in back-to-back Zener diodes have specifically been designed to enhance the device's ESD capability. In this respect the Zener voltage is appropriate to achieve an efficient and cost-effective intervention to protect the device's integrity. These integrated Zener diodes thus avoid the usage of external components.



### 2.1 Electrical characteristics (curves)



Figure 4. Output characteristics



Figure 6. Normalized V(BR)DSS vs. temperature



Figure 3. Thermal impedance

Figure 5. Transfer characteristics









Figure 8. Gate charge vs. gate-source voltage



Figure 10. Normalized gate threshold voltage vs. temperature



Figure 12. Source-drain diode forward characteristics



#### Figure 9. Capacitance variations



Figure 11. Normalized on-resistance vs. temperature









#### **Test circuits** 3

Figure 14. Switching times test circuit for resistive load



Figure 16. Test circuit for inductive load switching and diode recovery times



Figure 18. Unclamped inductive waveform

VD

ldм

lр

V(BR)DSS











Vdd

DocID022821 Rev 2

Vdd



### 4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK<sup>®</sup> packages, depending on their level of environmental compliance. ECOPACK<sup>®</sup> specifications, grade definitions and product status are available at: www.st.com. ECOPACK is an ST trademark.







Dim.	Min Tun Mou				
	win.	тур.	wax.		
A	2.20		2.40		
A1	0.90		1.10		
A2	0.03		0.23		
b	0.64		0.90		
b4	5.20		5.40		
с	0.45		0.60		
c2	0.48		0.60		
D	6.00		6.20		
D1	4.95	5.10	5.25		
E	6.40		6.60		
E1	5.10	5.20	5.30		
е	2.16	2.28	2.40		
e1	4.40		4.60		
н	9.35		10.10		
L	1.00		1.50		
L1	2.60	2.80	3.00		
L2	0.65	0.80	0.95		
L4	0.60		1.00		
R		0.20			
V2	0°		8°		

Table 9. DPAK (TO-252) type A2 mechanical data





a. All dimensions are in millimeters



# 5 Packing information

Таре			Reel		
Dim.	r	nm	Dim	mm	
	Min.	Max.	Dini.	Min.	Max.
A0	6.8	7	А		330
B0	10.4	10.6	В	1.5	
B1		12.1	С	12.8	13.2
D	1.5	1.6	D	20.2	
D1	1.5		G	16.4	18.4
E	1.65	1.85	Ν	50	
F	7.4	7.6	Т		22.4
K0	2.55	2.75			
P0	3.9	4.1		Base qty. 2500	
P1	7.9	8.1		Bulk qty.	2500
P2	1.9	2.1			
R	40				
Т	0.25	0.35			
W	15.7	16.3			

#### Table 10. DPAK (TO-252) tape and reel mechanical data





Figure 23. Reel for DPAK (TO-252)







## 6 Revision history

Date	Revision	Changes
01-Oct-2013	1	First release.
13-Apr-2015	2	Document status promoted from preliminary to production data. Updated title and features in cover page. Updated Section 2.1: Electrical characteristics (curves) and Section 4: Package information. Minor text changes.

#### Table 11. Document revision history



#### IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2015 STMicroelectronics – All rights reserved

