

STB14NK60ZT4, STP14NK60ZFP

N-channel 600 V, 0.45 Ω typ.,13.5 A SuperMESH™ Power MOSFETs in D²PAK and TO-220FP packages

Datasheet - production data





Figure 1. Internal schematic diagram



Features

Order codes	V _{DS}	R _{DS(on)} max.	I _D	P _{TOT}
STB14NK60ZT4	600 V	0.5.0	10 5 4	160 W
STP14NK60ZFP	600 V	0.5 Ω	13.5 A	40 W

- Extremely high dv/dt capability
- 100% avalanche tested
- · Gate charge minimized
- Very low intrinsic capacitances
- Very good manufacturing repeatability
- Zener-protected

Applications

· Switching applications

Description

These devices are N-channel Zener-protected Power MOSFETs developed using STMicroelectronics' SuperMESH™ technology, achieved through optimization of ST's well established strip-based PowerMESH™ layout. In addition to a significant reduction in onresistance, this device is designed to ensure a high level of dv/dt capability for the most demanding applications.

Table 1. Device summary

Order codes	Marking	Package	Packaging
STB14NK60ZT4	B14NK60Z	D ² PAK	Tape and reel
STP14NK60ZFP	P14NK60ZFP	TO-220FP	Tube

Contents

1	Electrical ratings 3
2	Electrical characteristics 4
	2.1 Electrical characteristics (curves) 6
3	Test circuits9
4	Package mechanical data
	4.1 D ² PAK, STB14NK60ZT4
	4.2 TO-220FP, STP14NK60ZFP
5	Packaging mechanical data16
6	Revision history18



1 Electrical ratings

Table 2. Absolute maximum ratings

Combal	Donomoton	Va	alue	l lmit
Symbol	Parameter	D²PAK	TO-220FP	Unit
V_{DS}	Drain-source voltage	6	600	V
V _{DGR}	Drain-gate voltage ($R_{GS} = 20 \text{ k}\Omega$)	6	600	V
V _{GS}	Gate-source voltage	±	30	V
I _D	Drain current (continuous) at T _C = 25°C	13.5	13.5 ⁽¹⁾	Α
I _D	Drain current (continuous) at T _C =100°C	8.5	8.5 ⁽¹⁾	Α
I _{DM} ⁽²⁾	Drain current (pulsed)	54	54 ⁽¹⁾	Α
P _{TOT}	Total dissipation at T _C = 25°C	160	40	W
	Derating factor	1.28	0.32	W/°C
ESD	Gate-source human body model (R= 1.5 k Ω , C= 100pF)	4		kV
dv/dt ⁽³⁾	Peak diode recovery voltage slope	2	1.5	V/ns
V _{ISO}	Insulation withstand voltage (RMS) from all three leads to external heat sink (t = 1 s, T _C = 25 °C)	2500		V
T _J T _{stg}	Operating junction temperature Storage temperature	-55	to 150	°C

- 1. Limited by maximum junction temperature
- 2. Pulse width limited by safe operating area
- $3. \quad I_{SD} \leq 13.5 A, \ di/dt \leq 200 A/\mu s, \ V_{DD} \leq V_{(BR)DSS}, \ T_j \leq T_{JMAX}.$

Table 3. Thermal data

Symbol	Parameter	Valu	Unit	
Symbol	Farameter	D²PAK	TO-220FP	Oille
R _{thj-case}	Thermal resistance junction-case max	0.78	3.1	°C/W
R _{thj-amb}	Thermal resistance junction-ambient max	62.5	62.5	°C/W

Table 4. Avalanche characteristics

Symbol	Parameter	Value	Unit
I _{AS}	Avalanche current, repetitive or not- repetitive (pulse width limited by T_{jmax})	12	Α
E _{AS}	Single pulse avalanche energy (starting T _j =25°C, I _D =I _{AR} , Vdd=50 V)	300	mJ



DocID026306 Rev 1

2 Electrical characteristics

(T_{CASE}=25°C unless otherwise specified)

Table 5. On/off states

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{(BR)DSS}	Drain-source breakdown voltage	I _D = 1 mA, V _{GS} = 0	600			V
1	Zero gate voltage drain current ($V_{GS} = 0$) $V_{DS} = 600 \text{ V}$ $V_{DS} = 600 \text{ V}, T_{C} = 125 ^{\circ}\text{C}$	V _{DS} = 600 V			1	μΑ
DSS				50	μΑ	
I _{GSS}	Gate body leakage current (V _{DS} = 0)	V _{GS} = ±30 V			±10	μΑ
V _{GS(th)}	Gate threshold voltage	$V_{DS} = V_{GS}, I_{D} = 100 \mu A$	3	3.75	4.5	٧
R _{DS(on)}	Static drain-source on resistance	V _{GS} = 10 V, I _D = 6 A		0.45	0.5	Ω

Table 6. Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
C _{iss}	Input capacitance		-	2220	-	pF
C _{oss}	Output capacitance	$V_{DS} = 25V$, f=1 MHz, $V_{GS} = 0$ $V_{GS} = 0$, $V_{DS} = 0$ V to 480 V $V_{DD} = 480$ V, $I_{D} = 12$ A $V_{GS} = 10$ V	-	240		pF
C _{rss}	Reverse transfer capacitance		-	57	-	pF
Coss eq ⁽¹⁾ .	Equivalent output capacitance		-	122	-	pF
Qg	Total gate charge		-	75	-	nC
Q _{gs}	Gate-source charge		-	13.2	-	nC
Q _{gd}	Gate-drain charge	- GS =	-	38.6	-	nC

C_{oss eq.} is defined as a constant equivalent capacitance giving the same charging time as C_{oss} when V_{DS} increases from 0 to 80% V_{DSS}

Symbol Parameter Test conditions Min. Тур. Max. Unit Turn-on delay time 26 ns $t_{d(on)}$ V_{DD} =300 V, I_{D} =6 A, Rise time 18 t_{r} ns $R_G=4.7 \Omega, V_{GS}=10 V$ Turn-off delay time -62 ns $t_{d(off)}$ (see Figure 17) Fall time t_f 13 ns Off-voltage rise time 12 ns t_{r(Voff)} V_{DD}=480 V, I_D=12A, Fall time R_G =4.7 Ω , V_{GS} =10V9.5 t_f ns (see Figure 19) $t_{\rm c}$ Cross-over time ns

Table 7. Switching times

Table 8. Source drain diode

Symbol	Parameter	Test conditions	Min	Тур.	Max	Unit
I _{SD}	Source-drain current		-		12	Α
I _{SDM} ⁽¹⁾	Source-drain current (pulsed)		-		48	Α
V _{SD} ⁽²⁾	Forward on voltage	I _{SD} =12 A, V _{GS} =0	-		1.6	V
t _{rr}	Reverse recovery time	I _{SD} =12 A,	-	490		ns
Q _{rr}	Reverse recovery charge	$di/dt = 100 \text{ A}/\mu\text{s},$	-	4.7		μC
I _{RRM}	Reverse recovery current	V _{DD} =50 V	-	19.3		Α
t _{rr}	Reverse recovery time	I _{SD} =12 A,	-	664		ns
Q _{rr}	Reverse recovery charge	$di/dt = 100 A/\mu s$,	-	6.8		μC
I _{RRM}	Reverse recovery current	V _{DD} =50 V, T _j =150 °C	-	20.5		Α

^{1.} Pulse width limited by safe operating area

Table 9. Gate-source Zener diode

	Symbol	Parameter	Test conditions	Min	Тур.	Max.	Unit
ĺ	$V_{(BR)GSO}$	Gate-source breakdown voltage	$I_{GS} = \pm 1 \text{mA}, I_D = 0$	30	-	-	V


The built-in back-to-back Zener diodes have specifically been designed to enhance the device's ESD capability. In this respect the Zener voltage is appropriate to achieve an efficient and cost-effective intervention to protect the device's integrity. These integrated Zener diodes thus avoid the usage of external components.

^{2.} Pulsed: pulse duration=300 μ s, duty cycle 1.5%

2.1 Electrical characteristics (curves)

Figure 2. Safe operating area for D²PAK

Figure 3. Thermal impedance for D²PAK







Figure 4. Safe operating area for TO-220FP

Figure 5. Thermal impedance for TO-220FP








Figure 6. Output characteristics

Figure 7. Transfer characteristics





DocID026306 Rev 1

Figure 8. Transconductance




Figure 9. Static drain-source on-resistance




Figure 10. Gate charge vs gate-source voltage




Figure 11. Capacitance variations




Figure 12. Normalized gate threshold voltage vs temperature




Figure 13. Normalized on-resistance vs temperature





Figure 14. Source-drain diode forward characteristics

Figure 15. Normalized $V_{(BR)DSS}$ vs temperature







Figure 16. Maximum avalanche energy vs temperature



57/

8/19 DocID026306 Rev 1

3 Test circuits

Figure 17. Switching times test circuit for resistive load

Figure 18. Gate charge test circuit




Figure 19. Test circuit for inductive load switching and diode recovery times

Figure 20. Unclamped inductive load test circuit





Figure 21. Unclamped inductive waveform

Figure 22. Switching time waveform





DocID026306 Rev 1

4 Package mechanical data

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK[®] packages, depending on their level of environmental compliance. ECOPACK[®] specifications, grade definitions and product status are available at: www.st.com. ECOPACK[®] is an ST trademark.

577

10/19 DocID026306 Rev 1

4.1 D²PAK, STB14NK60ZT4

SEATING PLANE
COPLANARITY AT

GAUGE PLANE
V2

0079457_T

Figure 23. D²PAK (TO-263) drawing

Table 10. D²PAK (TO-263) mechanical data

Dim		mm	
Dim.	Min.	Тур.	Max.
Α	4.40		4.60
A1	0.03		0.23
b	0.70		0.93
b2	1.14		1.70
С	0.45		0.60
c2	1.23		1.36
D	8.95		9.35
D1	7.50		
Е	10		10.40
E1	8.50		
е		2.54	
e1	4.88		5.28
Н	15		15.85
J1	2.49		2.69
L	2.29		2.79
L1	1.27		1.40
L2	1.30		1.75
R		0.4	
V2	0°		8°




Figure 24. D²PAK footprint^(a)

a. All dimension are in millimeters



4.2 TO-220FP, STP14NK60ZFP




Figure 25. TO-220FP drawing



Table 11. TO-220FP mechanical data

Dim		mm	
Dim.	Min.	Тур.	Max.
Α	4.4		4.6
В	2.5		2.7
D	2.5		2.75
Е	0.45		0.7
F	0.75		1
F1	1.15		1.70
F2	1.15		1.70
G	4.95		5.2
G1	2.4		2.7
Н	10		10.4
L2		16	
L3	28.6		30.6
L4	9.8		10.6
L5	2.9		3.6
L6	15.9		16.4
L7	9		9.3
Ø	3		3.2

Packaging mechanical data 5

10 pitches cumulative tolerance on tape +/- 0.2 mm Top cover B1 D1 A0 including draft and radii concentric around B0 User direction of feed Bending radius User direction of feed

Figure 26. Tape



AM08852v1

REEL DIMENSIONS

40mm min.

Access hole

At slot location

Full radius

Tape slot in core for tape start 25 mm min. width

AM08851v2

Figure 27. Reel

Table 12. D2PAK (TO-263) tape and reel mechanical data

Таре			Reel		
Dim.	mm		Dim.	mm	
	Min.	Max.	Julii.	Min.	Max.
A0	10.5	10.7	Α		330
В0	15.7	15.9	В	1.5	
D	1.5	1.6	С	12.8	13.2
D1	1.59	1.61	D	20.2	
Е	1.65	1.85	G	24.4	26.4
F	11.4	11.6	N	100	
K0	4.8	5.0	Т		30.4
P0	3.9	4.1			
P1	11.9	12.1	Base qty 1000		
P2	1.9	2.1		Bulk qty	1000
R	50				
Т	0.25	0.35			
W	23.7	24.3			



6 Revision history

Table 13. Document revision history

Date	Revision	Changes
06-May-2014	1	Initial release. Part numbers previously included in datasheet DocID8984



18/19 DocID026306 Rev 1

Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

ST PRODUCTS ARE NOT DESIGNED OR AUTHORIZED FOR USE IN: (A) SAFETY CRITICAL APPLICATIONS SUCH AS LIFE SUPPORTING, ACTIVE IMPLANTED DEVICES OR SYSTEMS WITH PRODUCT FUNCTIONAL SAFETY REQUIREMENTS; (B) AERONAUTIC APPLICATIONS; (C) AUTOMOTIVE APPLICATIONS OR ENVIRONMENTS, AND/OR (D) AEROSPACE APPLICATIONS OR ENVIRONMENTS. WHERE ST PRODUCTS ARE NOT DESIGNED FOR SUCH USE, THE PURCHASER SHALL USE PRODUCTS AT PURCHASER'S SOLE RISK, EVEN IF ST HAS BEEN INFORMED IN WRITING OF SUCH USAGE, UNLESS A PRODUCT IS EXPRESSLY DESIGNATED BY ST AS BEING INTENDED FOR "AUTOMOTIVE, AUTOMOTIVE SAFETY OR MEDICAL" INDUSTRY DOMAINS ACCORDING TO ST PRODUCT DESIGN SPECIFICATIONS. PRODUCTS FORMALLY ESCC, QML OR JAN QUALIFIED ARE DEEMED SUITABLE FOR USE IN AEROSPACE BY THE CORRESPONDING GOVERNMENTAL AGENCY.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2014 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com



DocID026306 Rev 1