

STW65N80K5

N-channel 800 V, 0.07 Ω typ., 46 A MDmesh™ K5 Power MOSFET in a TO-247 package

Datasheet - production data





Figure 1: Internal schematic diagram



Features

Order code	V _{DS}	R _{DS(on)} max.	ΙD	Ртот
STW65N80K5	800 V	0.08 Ω	46 A	446 W

- Industry's lowest R_{DS(on)} x area
- Industry's best figure of merit (FoM)
- Ultra low gate charge
- 100% avalanche tested
- Zener-protected

Applications

• Switching applications

Description

This very high voltage N-channel Power MOSFET is designed using MDmesh™ K5 technology based on an innovative proprietary vertical structure. The result is a dramatic reduction in on-resistance and ultra-low gate charge for applications requiring superior power density and high efficiency.

Table 1: Device summary

Order code	Marking	Package	Packing
STW65N80K5	65N80K5	TO-247	Tube

October 2015 DocID027717 Rev 2 1/12

Contents STW65N80K5

Contents

1	Electric	cal ratings	3
2	Electric	cal characteristics	4
	2.1	Electrical characteristics (curves)	6
3	Test cir	·cuits	8
4	Packag	e information	9
	_	TO-247 package information	
5	Revisio	on history	11



Downloaded from Arrow.com.

STW65N80K5 Electrical ratings

1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit
V _G s	Gate-source voltage	±30	V
1-	Drain current (continuous) at T _{case} = 25 °C	46	۸
l _D	Drain current (continuous) at T _{case} = 100 °C	30	A
I _{DM} ⁽¹⁾	Drain current (pulsed)	184	Α
Ртот	Total dissipation at T _{case} = 25 °C	446	W
dv/dt ⁽²⁾	Peak diode recovery voltage slope	4.5	V/ns
dv/dt ⁽³⁾	MOSFET dv/dt ruggedness	50	V/IIS
T _{stg}	torage temperature		°C
Tj	Operating junction temperature	-55 to 150	C

Notes:

Table 3: Thermal data

Symbol Parameter		Value	Unit
R _{thj-case}	Thermal resistance junction-case	0.28	9004
R _{thj-amb}	Thermal resistance junction-ambient	50	°C/W

Table 4: Avalanche characteristics

Symbol Parameter		Value	Unit	
I _{AR} ⁽¹⁾	I _{AR} ⁽¹⁾ Avalanche current, repetitive or not repetitive			
Eas ⁽²⁾	700	mJ		

Notes:

⁽¹⁾ Pulse width is limited by safe operating area.

 $^{^{(2)}}$ $I_{SD} \leq$ 46 A, di/dt=100 A/µs; V_{DS} peak < $V_{(BR)DSS},$ V_{DD} = 80% $V_{(BR)DSS}.$

 $^{^{(3)}}$ V_{DS} ≤ 640 V

 $^{^{\}left(1\right)}$ Pulse width limited by $T_{jmax}.$

 $^{^{(2)}}$ starting T_j = 25 °C, I_D = $I_{AR},\,V_{DD}$ = 50 V.

2 Electrical characteristics

(T_{case} = 25 °C unless otherwise specified)

Table 5: Static

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0 \text{ V}, I_D = 1 \text{ mA}$	800			V
	Zero gate voltage drain current	$V_{GS} = 0 \text{ V}, V_{DS} = 800 \text{ V}$			1	
lnee l		V _{GS} = 0 V, V _{DS} = 800 V, T _{case} = 125 °C			50	μΑ
I _{GSS}	Gate-body leakage current	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 20 \text{ V}$			±10	μΑ
V _{GS(th)}	Gate threshold voltage	$V_{DS} = V_{GS}$, $I_D = 100 \mu A$	3	4	5	V
R _{DS(on)}	Static drain-source on- resistance	V _{GS} = 10 V, I _D = 23 A		0.07	0.08	Ω

Table 6: Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
C _{iss}	Input capacitance		1	3230	1	
Coss	Output capacitance	V _{DS} = 100 V, f = 1 MHz,	-	310	-	pF
Crss	Reverse transfer capacitance	V _{GS} = 0 V	-	3	-	μ.
Coss(eq) ⁽¹⁾	Equivalent output capacitance	$V_{DS} = 0$ to 640 V, $V_{GS} = 0$ V	1	734	1	pF
R_{G}	Intrinsic gate resistance	$f = 1 \text{ MHz}, I_D = 0 \text{ A}$	1	1.9	ı	Ω
Q_g	Total gate charge	V _{DD} = 640 V, I _D = 46 A, V _{GS} = 10 V (see <i>Figure 14:</i> "Test circuit for gate charge	ı	92	ı	
Q_{gs}	Gate-source charge		-	18	-	nC
Q_{gd}	Gate-drain charge	behavior")	-	65	-	

Notes:

Table 7: Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{d(on)}	Turn-on delay time	V _{DD} = 400 V, I _D = 23 A	-	34	-	
tr	Rise time	$R_G = 4.7 \Omega$, $V_{GS} = 10 V$ (see Figure 13: "Test circuit for	ı	30	ı	
t _{d(off)}	Turn-off delay time	resistive load switching times"	ı	90	ı	ns
tf	Fall time	and Figure 18: "Switching time waveform")	-	10	-	

Downloaded from Arrow.com.

 $^{^{(1)}}$ $C_{oss(eq)}$ is defined as a constant equivalent capacitance giving the same charging time as C_{OSS} when V_{DS} increases from 0 to 80% V_{DSS} .

Table 8: Source-drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I _{SD}	Source-drain current		ı		46	Α
I _{SDM} ⁽¹⁾	Source-drain current (pulsed)		1		184	Α
V _{SD} ⁽²⁾	Forward on voltage	V _{GS} = 0 V, I _{SD} = 46 A	ı		1.5	V
t _{rr}	Reverse recovery time	$I_{SD} = 46 \text{ A}, \text{ di/dt} = 100 \text{ A/}\mu\text{s},$	ı	650		ns
Qrr	Reverse recovery charge	V _{DD} = 60 V (see Figure 15: "Test circuit for inductive load switching and diode recovery times")	-	20		μC
I _{RRM}	Reverse recovery current		-	60		Α
t _{rr}	Reverse recovery time	$I_{SD} = 46 \text{ A}, \text{ di/dt} = 100 \text{ A/}\mu\text{s},$	-	845		ns
Qrr	Reverse recovery charge	V_{DD} = 60 V, T_j = 150 °C (see Figure 15: "Test circuit for	-	28		μC
I _{RRM}	Reverse recovery current	inductive load switching and diode recovery times")	-	66		Α

Notes:

Table 9: Gate-source Zener diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
$V_{(BR)GSO}$	Gate-source breakdown voltage	$I_{GS} = \pm 1 \text{ mA}, I_D = 0 \text{ A}$	±30	-	-	V


The built-in back-to-back Zener diodes are specifically designed to enhance the ESD performance of the device. The Zener voltage facilitates efficient and cost-effective device integrity protection, thus eliminating the need for additional external componentry.



⁽¹⁾ Pulse width is limited by safe operating area.

 $^{^{(2)}}$ Pulse test: pulse duration = 300 $\mu s,$ duty cycle 1.5%.

2.1 Electrical characteristics (curves)









Figure 4: Output characteristics GIPG300915VK89WOCH I_D (A) 120 V_{GS} = 10 V 100 80 V_{GS} = 9 V 60 V_{GS} = 8 V 40 $V_{GS} = 7 V$ 20 V_{GS} = 6 V 12 16 V_{DS} (V)







477

6/12

STW65N80K5 Electrical characteristics




Figure 9: Normalized gate threshold voltage vs temperature

V_{GS(th)} GIPG300915VK89WVTH (norm.)

1.2 I_D = 100 μA

1.0 0.8 0.6 0.4 0.2 T_J (°C)

Figure 10: Normalized on-resistance vs temperature

R_{DS(on)} GIPG300915VK89WRON (norm.)

2.6

2.2

1.8

1.4

1.0

0.6

0.2

-75


-25


25

75

125

T_j (°C)





Test circuits STW65N80K5

3 Test circuits






Figure 14: Test circuit for gate charge behavior


12 V 47 kΩ 100 nF D.U.T.

2200 PF 47 kΩ OVG

AM01466y1







577

8/12 DocID027717 Rev 2

STW65N80K5 Package information

4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: **www.st.com**. ECOPACK® is an ST trademark.

4.1 TO-247 package information




Figure 19: TO-247 package outline

577

Table 10: TO-247 package mechanical data

Tuble 10. 10 247 package mechanical data						
Dim.		mm.				
Dilli.	Min.	Тур.	Max.			
А	4.85		5.15			
A1	2.20		2.60			
b	1.0		1.40			
b1	2.0		2.40			
b2	3.0		3.40			
С	0.40		0.80			
D	19.85		20.15			
E	15.45		15.75			
е	5.30	5.45	5.60			
L	14.20		14.80			
L1	3.70		4.30			
L2		18.50				
ØP	3.55		3.65			
ØR	4.50		5.50			
S	5.30	5.50	5.70			

Downloaded from Arrow.com.

STW65N80K5 Revision history

5 Revision history

Table 11: Document revision history

Date	Revision	Changes
21-May-2015	1	First release.
02-Oct-2015	2	Text and formatting changes throughout document. Datasheet status promoted from preliminary to production data. On cover page: - updated title description and Features table. Updated sections - Electrical ratings and Electrical characteristics. Added section - Electrical characteristics (curves).



IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2015 STMicroelectronics - All rights reserved

