MOSFET - Power, Single N-Channel, DFNW8, DUAL COOL®

80 V, 1.56 mΩ, 287 A

Features

- Small Footprint (8x8 mm) for Compact Design
- Low R_{DS(on)} to Minimize Conduction Losses
- Low Q_G and Capacitance to Minimize Driver Losses
- These Devices are Pb–Free, Halogen Free/BFR Free and are RoHS Compliant

Typical Applications

- Power Tools, Battery Operated Vacuums
- UAV/Drones, Material Handling
- BMS/Storage, Home Automation

MAXIMUM RATINGS (T_J = 25°C unless otherwise noted)

Parameter			Symbol	Value	Unit
Drain-to-Source Voltage			V_{DSS}	80	V
Gate-to-Source Voltage	Gate-to-Source Voltage			±20	V
Continuous Drain Current R _{θJC} (Note 2)	Steady	T _C = 25°C	I _D	287	Α
Power Dissipation $R_{\theta JC}$ (Note 2)	State		P _D	250	W
Continuous Drain Current $R_{\theta JA}$ (Notes 1, 2)	Steady State	T _A = 25°C	I _D	33	Α
Power Dissipation R _{θJA} (Notes 1, 2)	State		P _D	3.3	W
Pulsed Drain Current	$T_C = 25^{\circ}C$, $t_p = 10 \mu s$		I _{DM}	3500	Α
Operating Junction and Storage Temperature Range			T _J , T _{stg}	-55 to +150	°C
Single Pulse Drain-to-Source Avalanche Energy (I _{L(pk)} = 31 A, L = 3 mH)			E _{AS}	1441	mJ
Lead Temperature for Soldering Purposes (1/8" from case for 10 s)		T _L	260	°C	

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

THERMAL RESISTANCE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Junction-to-Case - Steady State (Note 2)	$R_{\theta JC}$	0.5	°C/W
Junction-to-Ambient - Steady State (Note 2)	$R_{\theta JA}$	38	


- 1. Surface-mounted on FR4 board using a 1 in² pad size, 1 oz. Cu pad.
- The entire application environment impacts the thermal resistance values shown, they are not constants and are only valid for the particular conditions noted.




ON Semiconductor®

www.onsemi.com

V _{(BR)DSS}	R _{DS(ON)} MAX	I _D MAX
80 V	1.56 mΩ @ 10 V	287 A
80 V	4.0 mΩ @ 6 V	201 A




N-CHANNEL MOSFET



DFNW8
DUAL COOL
CASE 507AS

Bottom

MARKING DIAGRAM



N1D5N08 = Specific Device Code

A = Assembly Location
WL = 2-digit Wafer Lot Code

Y = Year Code

W = Work Week Code

ORDERING INFORMATION

See detailed ordering, marking and shipping information in the package dimensions section on page 5 of this data sheet.

ELECTRICAL CHARACTERISTICS (T_J = 25°C unless otherwise specified)

Parameter	Symbol	Test Condition		Min	Тур	Max	Unit
OFF CHARACTERISTICS					<u>-</u>	-	-
Drain-to-Source Breakdown Voltage	V _{(BR)DSS}	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$		80			V
Drain-to-Source Breakdown Voltage Temperature Coefficient	V _{(BR)DSS} /	I _D = 250 μA, ref to 25°C			82		mV/°C
Zero Gate Voltage Drain Current	I _{DSS}	V _{GS} = 0 V, V _{DS} = 80 V	T _J = 25°C			1	
			T _J = 125°C			250	μΑ
Gate-to-Source Leakage Current	I _{GSS}	V _{DS} = 0 V, V _{GS} = ±20 V				±100	nA
ON CHARACTERISTICS (Note 3)							
Gate Threshold Voltage	V _{GS(TH)}	$V_{GS} = V_{DS}, I_D = 650 \mu A$		2.0	3.0	4.0	V
Negative Threshold Temperature Coefficient	V _{GS(TH)} /T _J	I _D = 650 μA, ref	to 25°C		-8.3		mV/°C
Drain-to-Source On Resistance	R _{DS(on)}	V _{GS} = 10 V	I _D = 80 A		1.10	1.56	mΩ
Drain-to-Source On Resistance	R _{DS(on)}	V _{GS} = 6 V	I _D = 58 A		1.75	4.0	mΩ
Forward Transconductance	9 _{FS}	V _{DS} = 5 V, I _D	= 80 A		219		S
Gate Resistance	R_{G}	T _A = 25°	С		0.9		Ω
CHARGES, CAPACITANCES & GATE RESIST	ANCE						
Input Capacitance	C _{ISS}	V _{GS} = 0 V, f = 1 MHz, V _{DS} = 40 V			7420	10,400	
Output Capacitance	Coss				2555	3600	pF
Reverse Transfer Capacitance	C _{RSS}				101	175	
Total Gate Charge	Q _{G(TOT)}	V _{GS} = 10 V, V _{DS} = 40 V; I _D = 80 A			101	140	
Threshold Gate Charge	Q _{G(TH)}				20	28	1
Gate-to-Source Charge	Q _{GS}				32		.0
Gate-to-Drain Charge	Q_{GD}				21		nC
Output Charge	Q _{OSS}				141		
Sync Charge	Q _{sync}				82		
Plateau Voltage	V _{plateau}				5		V
SWITCHING CHARACTERISTICS, V _{GS} = 10 V	(Note 3)					-	
Turn-On Delay Time	t _{d(ON)}				30		
Rise Time	t _r	V _{GS} = 10 V, V _{DS}	s = 40 V,		24		
Turn-Off Delay Time	t _{d(OFF)}	$I_D = 80 \text{ A}, R_G = 6 \Omega$			69		ns -
Fall Time	t _f				31		
DRAIN-SOURCE DIODE CHARACTERISTICS							
Forward Diode Voltage	V _{SD}	$V_{GS} = 0 \text{ V, } I_{S}$	$V_{GS} = 0 \text{ V}, I_{S} = 2 \text{ A}$		0.7	1.2	
		V _{GS} = 0 V, I _S = 80 A			0.8	1.3	V
Reverse Recovery Time	t _{RR}		000 4/		39	62	ns
Reverse Recovery Charge	Q _{RR}	I _F = 40 A, di/dt = 300 A/μs			89	142	nC
Reverse Recovery Time	t _{RR}	I _F = 40 A, di/dt = 1000 A/μs			31	50	ns
Reverse Recovery Charge	Q _{RR}				209	335	nC

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

3. Switching characteristics are independent of operating junction temperatures.

TYPICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Normalized On-Resistance vs. Drain Current and Gate Voltage




Figure 3. Normalized On Resistance vs. Junction Temperature




Figure 4. On-Resistance vs. Gate-to-Source Voltage




Figure 5. Transfer Characteristics




Figure 6. Source-to-Drain Diode Forward Voltage vs. Source Current

TYPICAL CHARACTERISTICS




Figure 7. Gate Charge Characteristics




Figure 8. Capacitance vs. Drain-to-Source

Voltage




Figure 9. Unclamped Inductive Switching Capability




Figure 10. Maximum Continuous Drain Current vs. Case Temperature




Figure 11. Forward Biased Safe Operating Area




Figure 12. Single Pulse Maximum Power Dissipation

TYPICAL CHARACTERISTICS




Figure 13. Transient Thermal Impedance


DEVICE ORDERING INFORMATION


Device	Marking	Package	Shipping [†]
NTMTSC1D5N08MC	N1D5N08	DFNW8 DUAL COOL (Pb-Free)	3000 / Tape & Reel

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

PACKAGE DIMENSIONS

DFNW8 8.3x8.4, 2P CASE 507AS ISSUE O





FRONT VIEW

SEE DETAIL A

RECOMMENDED LAND PATTERN

- 3. COPLANARITY APPLIES TO THE EXPOSED PADS AS WELL AS THE TERMINALS.
 4. DIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD FLASH,
- 4. DIMENSIONS OF AND ELDO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR GATE BURRS.

 5. SEATING PLANE IS DEFINED BY THE TERMINALS.
 "A1" IS DEFINED AS THE DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT ON THE PACKAGE BODY.

MILLIMETERS		
MIN.	NOM.	MAX.
0.85	0.95	1.05
0.00	_	0.05
0.90	1.00	1.10
0.43	0.53	0.63
0.23	0.28	0.33
8.20	8.30	8.40
7.90	8.00	8.10
6.80	6.90	7.00
6.90	7.00	7.10
5.47	5.57	5.67
2.69	2.79	2.89
8.30	8.40	8.50
7.80	7.90	8.00
5.24	5.34	5.44
0.25	0.35	0.45
6.03	6.13	6.23
2.72	2.82	2.92
2.00 BSC		
1.00 BSC		
2.70 BSC		
1.35 BSC		
1.50	1.57	1.70
0.64	0.74	0.84
0.67	0.77	0.87
0°	_	12°
	MIN. 0.85 0.00 0.90 0.43 8.20 7.90 6.80 6.90 5.47 2.69 8.30 7.80 5.24 0.25 6.03 2.72	MIN. NOM. 0.85 0.95 0.00 — 0.90 1.00 0.43 0.53 0.23 0.28 8.20 8.30 7.90 8.00 6.80 6.90 5.47 5.57 2.69 2.79 8.30 8.40 7.80 7.90 5.24 5.34 0.25 0.35 6.03 6.13 2.72 2.82 2.00 BS 1.00 BS 2.70 BS 1.50 1.57 0.64 0.74 0.67 0.77

DUAL COOL is a registered trademark of Semiconductor Components Industries, LLC.

ON Semiconductor and ware trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON S

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative

♦ NTMTSC1D5N08MC/D