


High-side driver

Datasheet - production data

Features

Туре	R _{DS(on)}	I _{OUT}	V _{CC}
VN750 VN750S VN750PT VN750-B5	60 mΩ	6 A	36 V

- CMOS compatible input
- On-state open-load detection
- Off-state open-load detection
- Shorted load protection
- Undervoltage and overvoltage shutdown
- Protection against loss of ground
- Very low standby current
- ipsolete Productl



Description

The VN750 is a monolithic device designed using STMicroelectronic® VIPower® M0-3 technology. The VN750 is intended for driving any type of load with one side connected to ground. The active V_{CC} pin voltage clamp protects the device against low energy spikes.

Active current limitation combined with thermal shutdown and automatic restart protect the device against overload. The device detects the openload condition in both the on-state and off-state. In the off-state the device detects if the output is shorted to V_{CC} . The device automatically turns off where the ground pin becomes disconnected.

Table 1. **Device summary**

Package	Order codes			
Package	Tube	Tape and reel		
PENTAWATT	VN750	_		
SO-8	VN750S	VN750S13TR		
P ² PAK	VN750-B5	VN750-B513TR		
PPAK	VN750PT	VN750PT13TR		

May 2012 Doc ID 6942 Rev. 4 1/46 Contents VN750

Contents

1	Block	diagram and pin description	7
2	Elect	rical specifications	8
	2.1	Absolute maximum ratings	8
	2.2	Thermal data	9
	2.3	Electrical characteristics	0
	2.4	Electrical characteristics curves	6
	2.5	Electrical characteristics curves	9
		2.5.1 Solution 1: resistor in the ground line (RGND only)	
		2.5.2 Solution 2: diode (DGND) in the ground line	0
	2.6	Load dump protection	0
	2.7	MCU I/Os protection	0
	2.8	Open-load detection in Off-state 2	0
	2.9	SO-8 maximum demagnetization energy (VCC = 13.5V) 2	2
	2.10	PPAK/P ² PAK maximum demagnetization energy (VCC = 13.5V) 2	3
^	Packs	age and PCB thermal data	4
3	i ack		
3	3.1	SO-8 thermal data	
3			4
3	3.1	SO-8 thermal data	4
	3.1 3.2 3.3	SO-8 thermal data	4 6 9
4	3.1 3.2 3.3	SO-8 thermal data 2 P ² PAK thermal data 2 PPAK thermal data 2 PPAK thermal data 2 age and packing information 3	4 6 9
	3.1 3.2 3.3	SO-8 thermal data 2 P ² PAK thermal data 2 PPAK thermal data 2 PPAK thermal data 2 Age and packing information 3 ECOPACK [®] packages 3	4 6 9 2
	3.1 3.2 3.3 Packa	SO-8 thermal data 2 P ² PAK thermal data 2 PPAK thermal data 2 PPAK thermal data 2 age and packing information 3	4 6 9 2
	3.1 3.2 3.3 Packa 4.1	SO-8 thermal data 2 P ² PAK thermal data 2 PPAK thermal data 2 PPAK thermal data 2 Age and packing information 3 ECOPACK [®] packages 3	4 6 9 2 2
	3.1 3.2 3.3 Packa 4.1 4.2	SO-8 thermal data 2 P ² PAK thermal data 2 PPAK thermal data 2 PPAK thermal data 2 age and packing information 3 ECOPACK® packages 3 SO-8 package information 3	4 6 9 2 2 4
	3.1 3.2 3.3 Packa 4.1 4.2 4.3	SO-8 thermal data 2 P ² PAK thermal data 2 PPAK thermal data 2 PPAK thermal data 2 age and packing information 3 ECOPACK® packages 3 SO-8 package information 3 PENTAWATT mechanical data 3	4 6 9 2 2 4 6
	3.1 3.2 3.3 Packa 4.1 4.2 4.3 4.4	SO-8 thermal data 2 P ² PAK thermal data 2 PPAK thermal data 2 Age and packing information 3 ECOPACK® packages 3 SO-8 package information 3 PENTAWATT mechanical data 3 P ² PAK mechanical data 3	4 6 9 2 2 4 6 8
	3.1 3.2 3.3 Packa 4.1 4.2 4.3 4.4 4.5	SO-8 thermal data 2 P ² PAK thermal data 2 PPAK thermal data 2 Age and packing information 3 ECOPACK® packages 3 SO-8 package information 3 PENTAWATT mechanical data 3 P ² PAK mechanical data 3 PPAK mechanical data 3	4 6 9 2 2 4 6 8 0
	3.1 3.2 3.3 Packa 4.1 4.2 4.3 4.4 4.5 4.6	SO-8 thermal data 2 P ² PAK thermal data 2 PPAK thermal data 2 Age and packing information 3 ECOPACK® packages 3 SO-8 package information 3 PENTAWATT mechanical data 3 P ² PAK mechanical data 3 PPAK mechanical data 3 SO-8 packing information 4	4 6 9 2 2 4 6 8 0 1
	3.1 3.2 3.3 Packa 4.1 4.2 4.3 4.4 4.5 4.6 4.7	SO-8 thermal data 2 P ² PAK thermal data 2 PPAK thermal data 2 Age and packing information 3 ECOPACK® packages 3 SO-8 package information 3 PENTAWATT mechanical data 3 P ² PAK mechanical data 3 PPAK mechanical data 3 SO-8 packing information 4 PENTAWATT packing information 4	4 6 9 2 2 4 6 8 0 1 1



VN750		Contents
5	Revision history	

Obsolete Products). Obsolete Products)



List of tables VN750

List of tables

Table 1.	Device summary
Table 2.	Suggested connections for unused and not connected pins
Table 3.	Absolute maximum ratings
Table 4.	Thermal data9
Table 5.	Power
Table 6.	Switching (V _{CC} = 13 V)
Table 7.	Input pin
Table 8.	V _{CC} output diode
Table 9.	Status pin
Table 10.	Protections
Table 11.	Open-load detection
Table 12.	Truth table. 13
Table 13.	Electrical transient requirements on V _{CC} pin (part 1)
Table 14.	Electrical transient requirements on V _{CC} pin (part 2)
Table 15.	Electrical transient requirements on V_{CC} pin (part 1)
Table 16.	Thermal parameter
Table 17.	Thermal parameter
Table 18.	Thermal parameter
Table 19.	SO-8 mechanical data
Table 20.	PENTAWATT mechanical data
Table 21.	P ² PAK mechanical data
Table 22.	
Table 23.	Document revision history
	PPAK mechanical data
Obsole	



VN750 List of figures

List of figures

Figure 1.	Block diagram	7
Figure 2.	Configuration diagram (top view)	7
Figure 3.	Current and voltage conventions	8
Figure 4.	Status timings	2
Figure 5.	Switching time waveforms	2
Figure 6.	Waveforms	
Figure 7.	Off-state output current	
Figure 8.	High level input current1	
Figure 9.	Input clamp voltage	
Figure 10.	Status leakage current	
Figure 11.	Status low output voltage	
Figure 12.	Status clamp voltage	
Figure 13.	On-state resistance vs T _{case}	
Figure 14.	On-state resistance vs V _{CC}	
Figure 15.	Open-load On-state detection threshold	7
Figure 16.	Input high level	7
Figure 17.	Input low level	7
Figure 18.	Input hysteresis voltage	7
Figure 19.	Overvoltage shutdown	
Figure 20.	Open-load Off-state voltage detection threshold	
Figure 21.	Turn-on voltage slope	
Figure 22.	Turn-off voltage slope	8
Figure 23.	I _{lim} vs T _{case}	
Figure 24.	Application schematic	9
Figure 25.	Open-load detection in off-state	
Figure 26.	SO-8 maximum turn-off current versus inductance	
Figure 27.	PPAK /P ² PAK maximum turn-off current versus inductance	
Figure 28.	SO-8 PC board	
Figure 29.	Rthj-amb vs PCB copper area in open box free air condition	
Figure 30.	SO-8 thermal impedance junction ambient single pulse	
Figure 31.	Thermal fitting model of a single channel	
Figure 32.	P ² PAK PC board	
Figure 33.	Rthj-amb vs PCB copper area in open box free air condition	
Figure 34.	P ² PAK thermal impedance junction ambient single pulse	
Figure 35.	Thermal fitting model of a single channel	
Figure 36.	PPAK PC board	
Figure 37.	Rthj-amb vs PCB copper area in open box free air condition	
Figure 38.	PPAK thermal impedance junction ambient single pulse	
Figure 39.	Thermal fitting model of a single channel	iO
Figure 40.	SO-8 package dimensions	
Figure 41.	PENTAWATT package dimensions	
Figure 42.	P ² PAK package dimensions	
Figure 43.	PPAK package dimensions	
Figure 44.	SO-8 tube shipment (no suffix)	
Figure 45.	SO-8 tape and reel shipment (suffix "TR")	
Figure 46.	PENTAWATT tube shipment (no suffix)	
Figure 47.	P ² PAK tube shipment (no suffix)	
Figure 48.	P ² PAK tape and reel (suffix "13TR")	2
i igui e 40.	1 1 / Tit tape and reef (sum refit)	_



List of figu	ires	VN750
Figure 49.	PPAK suggested pad layout	43
	PPAK tube shipment (no suffix)	
Figure 51.	PPAK tape and reel (suffix "13TR")	44

Obsolete Product(s). Obsolete Product(s)

1 Block diagram and pin description

Figure 1. Block diagram




Figure 2. Configuration diagram (top view)




Table 2. Suggested connections for unused and not connected pins

Connection / pin	Status	N.C.	Output	Input
Floating	Х	Х	Х	X
To ground		Х		Through 10KΩ resistor

577

Doc ID 6942 Rev. 4

Electrical specifications 2




Figure 3. **Current and voltage conventions**

2.1 **Absolute maximum ratings**

Stressing the device above the rating listed in the Table 3 may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to Absolute maximum rating conditions for extended periods may affect device reliability.

			_
Table 3.	مَن المحملا	maximum	rotinas
IADIES		maximiiin	ratimos

	Symbol	Parameter		Value			Unit
	Symbol	SO-8	PENTAWATT	P ² PAK	PPAK	Onit	
	V _{CC}	DC supply voltage		41			V
Obsole	-V _{CC}	Reverse DC supply voltage		-0.3			V
	-I _{gnd}	DC reverse ground pin current	-200		mA		
	I _{OUT}	DC output current	Internally limited		Α		
	-I _{OUT}	Reverse DC output current	-6			Α	
	I _{IN}	DC input current +/- 10		mA			
	I _{STAT}	DC Status current		+/- 10			mA
	V _{ESD}	Electrostatic discharge (human body model: R = 1.5 KΩ; C = 100 pF) - INPUT - STATUS - OUTPUT - V _{CC}			V V V		

Table 3. **Absolute maximum ratings (continued)**

Symbol	Parameter		Unit				
Syllibol	Farameter	SO-8	PENTAWATT	P ² PAK	PPAK	Oill	
E _{MAX}	Maximum switching energy (L = 1.8 mH; $R_L = 0 \Omega$; $V_{bat} = 13.5 \text{ V}$; $T_{jstart} = 150 ^{\circ}\text{C}$; $I_L = 9 \text{ A}$)	100				mJ	
E _{MAX}	Maximum switching energy (L = 2.46 mH; $R_L = 0 \Omega$; $V_{bat} = 13.5 \text{ V}$; $T_{jstart} = 150^{\circ}\text{C}$; $I_L = 9 \text{ A}$)			138	138	mJ	
P _{tot}	Power dissipation T _C = 25°C	4.2	60	60	60	W	
T _j	Junction operating temperature		Internally lin	nited	C//	°C	
T _c	Case operating temperature	-40 to 150			°C		
T _{stg}	Storage temperature		-55 to 15	0		°C	

2.2 Thermal data

Table 4. Thermal data

Thermal data Table 4. Thermal data							
	0,6		Max. valu	ıe			
Symbol	Parameter	S0-8	PENTAWATT	P ² PAK	PPAK	Unit	
R _{thj-case}	Thermal resistance junction-case	-	2.1	2.1	2.1	°C/W	
R _{thj-lead}	Thermal resistance junction-lead	30	-	-	-	°C/W	
В	Thermal registance junction ambient	93 ⁽¹⁾	62.1	52.1 ⁽²⁾	77.1 ⁽²⁾	°C/W	
R _{thj-amb}	Thermal resistance junction-ambient	82 ⁽³⁾	62.1	37 ⁽⁴⁾	44 ⁽⁴⁾	°C/W	

- When mounted on a standard single-sided FR-4 board with 0.5 cm 2 of Cu (at least 35 μ m thick) connected to all V_{CC} pins. Horizontal mounting and no artificial air flow.
- When mounted on a standard single-sided FR-4 board with 0.5 cm 2 of Cu (at least 35 μ m thick). Horizontal mounting and no artificial air flow.
- When mounted on a standard single-sided FR-4 board with 2 cm 2 of Cu (at least 35 μ m thick) connected to all V_{CC} pins. Horizontal mounting and no artificial air flow.
- When mounted on a standard single-sided FR-4 board with 6 cm 2 of Cu (at least 35 μ m thick). Horizontal mounting and no artificial air flow.

2.3 Electrical characteristics

Values specified in this section are for 8 V < V_{CC} < 36 V; -40°C < $T_{\rm j}$ < 150°C, unless otherwise stated.

Table 5. Power

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{CC}	Operating supply voltage		5.5	13	36	V
V _{USD}	Undervoltage shutdown		3	4	5.5	V
V _{USDhyst}	Undervoltage shutdown hysteresis			0.5		٧
V _{OV}	Overvoltage shutdown		36		15	V
D.	On state resistance	$I_{OUT} = 2 \text{ A}; T_j = 25^{\circ}\text{C}; V_{CC} > 8 \text{ V}$. C	60	mΩ
R _{ON}	On state resistance	I _{OUT} = 2 A; V _{CC} > 8 V	7	0,0	120	mΩ
		Off-state; $V_{CC} = 13 \text{ V}$; $V_{IN} = V_{OUT} = 0 \text{ V}$	0	10	25	μA
Is	Supply current	Off-state; $V_{CC} = 13 \text{ V}$; $V_{IN} = V_{OUT} = 0 \text{ V}$; $T_j = 25^{\circ}\text{C}$		10	20	μΑ
		On-state; $V_{CC} = 13 \text{ V}$; $V_{IN} = 5 \text{ V}$; $I_{OUT} = 0 \text{ A}$		2	3.5	mA
I _{L(off1)}	Off-state output current	$V_{IN} = V_{OUT} = 0 V$	0		50	μΑ
I _{L(off2)}	Off-state output current	V _{IN} = 0 V; V _{OUT} = 3.5 V	-75		0	μΑ
I _{L(off3)}	Off-state output current	$V_{IN} = V_{OUT} = 0 \text{ V}; V_{CC} = 13 \text{ V};$ $T_j = 125^{\circ}\text{C}$			5	μA
I _{L(off4)}	Off-state output current	$V_{IN} = V_{OUT} = 0 \text{ V}; V_{CC} = 13 \text{ V};$ $T_j = 25^{\circ}\text{C}$			3	μA

Table 6. Switching (V_{CC} = 13 V)

Symbol	Parameter Test conditions		Min.	Тур.	Max.	Unit
t _{d(on)}	Turn-on delay time	$R_L = 6.5 \Omega$ from V_{IN} rising edge to $V_{OUT} = 1.3V$		40		μs
t _{d(off)}	Turn-off delay time	$R_L = 6.5 \Omega$ from V_{IN} falling edge to $V_{OUT} = 11.7 V$		30		μs
dV _{OUT} /dt _(on)	Turn-on voltage slope	$R_L = 6.5 \Omega$ from $V_{OUT} = 1.3 V$ to $V_{OUT} = 10.4 V$	See Figure 21		21	V/µs
dV _{OUT} /dt _(off)	Turn-off voltage slope	$R_L = 6.5 \Omega$ from $V_{OUT} = 11.7 V$ to $V_{OUT} = 1.3 V$	See Figure 22		22	V/µs

Table 7. Input pin

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{IL}	Input low level				1.25	V
I _{IL}	Low level input current	V _{IN} = 1.25 V	1			μΑ
V _{IH}	Input high level		3.25			V

Table 7. Input pin (continued)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I _{IH}	High level input current	V _{IN} = 3.25 V			10	μΑ
V _{hyst}	Input hysteresis voltage		0.5			٧
V	Input clamp valtage	I _{IN} = 1 mA	6	6.8	8	V
V _{ICL}	Input clamp voltage	I _{IN} = -1 mA		-0.7		V

Table 8. V_{CC} output diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _F	Forward on voltage	-I _{OUT} = 1.3 A; T _j = 150°C		_	0.6	V

Table 9. Status pin

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{STAT}	Status low output voltage	I _{STAT} = 1.6 mA	O	<i></i>	0.5	V
I _{LSTAT}	Status leakage current	Normal operation; $V_{STAT} = 5 V$			10	μΑ
C _{STAT}	Status pin input capacitance	Normal operation; $V_{STAT} = 5 \text{ V}$			100	pF
V	Status alamp voltage	I _{STAT} = 1 mA	6	6.8	8	V
V _{SCL}	Status clamp voltage	I _{STAT} = -1 mA		-0.7		V

Table 10. Protections⁽¹⁾

	Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit		
T _{TSD} Shutd		Shutdown temperature		150	175	200	°C		
T _R		Reset temperature		135			°C		
	T _{hyst}	Thermal hysteresis		7	15		°C		
	t _{SDL}	Status delay in overload condition	T _j > T _{jsh}			20	ms		
	10	Current limitation	9 V < V _{CC} < 36 V	6	9	15	Α		
	lim	Current illinitation	5 V< V _{CC} < 36 V			15	Α		
0/050	V _{demag}	Turn-off output clamp voltage	I _{OUT} = 2 A; V _{IN} = 0 V; L = 6 mH	V _{CC} - 41	V _{CC} - 48	V _{CC} - 55	٧		
	To ensure long term reliability under heavy overload or short circuit conditions, protection and related diagnostic signals must be used together with a proper software strategy. If the device operates under								

To ensure long term reliability under heavy overload or short circuit conditions, protection and related diagnostic signals must be used together with a proper software strategy. If the device operates under abnormal conditions this software must limit the duration and number of activation cycles.

Table 11. Open-load detection

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I _{OL}	Open-load ON-state detection threshold	V _{IN} = 5 V	50		200	mA
t _{DOL(on)}	Open-load ON-state detection delay	I _{OUT} = 0 A			200	μs

477

Doc ID 6942 Rev. 4

11/46

Table 11. Open-load detection (continued)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{OL}	Open-load OFF-state voltage detection threshold	V _{IN} = 0 V	1.5		3.5	V
t _{DOL(off)}	Open-load detection delay at turn-off				1000	μs

Figure 4. Status timings




Figure 5. Switching time waveforms




Table 12. Truth table

	Conditions	Input	Output	Status
	Normal operation	L H	L H	H H
	Current limitation	L H H	L X X	$H (T_j < T_{TSD}) H (T_j > T_{TSD}) L$
	Overtemperature	L H	L L	H L
	Undervoltage	L H	L L	X X
	Overvoltage	L H	L L	CH
	Output voltage > V _{OL}	L H	H	L H
	Output current < I _{OL}	L H	8	H L
005018	Output current < I _{OL}	ile) obe		

Table 13. Electrical transient requirements on V_{CC} pin (part 1)


ISO T/R 7637/1		Test levels							
Test pulse	I	II	III	IV	Delays and impedance				
1	- 25 V	- 50 V	- 75 V	- 100 V	2 ms 10 Ω				
2	+ 25 V	+ 50 V	+ 75 V	+ 100 V	0.2 ms 10 Ω				
3a	- 25 V	- 50 V	- 100 V	- 150 V	0.1 μs 50 Ω				
3b	+ 25 V	+ 50 V	+ 75 V	+ 100 V	0.1 μs 50 Ω				
4	- 4 V	- 5 V	- 6 V	- 7 V	100 ms, 0.01 Ω				
5	+ 26.5 V	+ 46.5 V	+ 66.5 V	+ 86.5 V	400 ms, 2 Ω				


Table 14. Electrical transient requirements on V_{CC} pin (part 2)

ISO T/R 7637/1		Test levels results					
test pulse	1	II		IV			
1	С	С	C	С			
2	С	C	С	С			
3a	С	C_O	С	С			
3b	С	C	С	С			
4	С	C	С	С			
5	С	Е	Е	E			

Table 15. Electrical transient requirements on V_{CC} pin (part 3)

	Class	Contents
	C	All functions of the device are performed as designed after exposure to disturbance.
10	(SE	One or more functions of the device is not performed as designed after exposure to disturbance and cannot be returned to proper operation without replacing the device.
Obsoli		





57

Doc ID 6942 Rev. 4

15/46

2.4 Electrical characteristics curves

Figure 7. Off-state output current




Figure 8. High level input current




Figure 9. Input clamp voltage




Figure 10. Status leakage current




Figure 11. Status low output voltage






Figure 12. Status clamp voltage




120 110 lout=2A lout=2A 100 Tc= 150°C Vcc=8V; 13V; 36V 100 90 80 Tc= 125°C 70 60 50 Tc= 25°C Tc= - 40°C 20 30 Tc (ºC) Vcc (V)

Figure 13. On-state resistance vs T_{case} Figure 14. On-state resistance vs V_{CC}

Figure 15. Open-load On-state detection Figure 16. Input high level threshold






Doc ID 6942 Rev. 4

17/46

Figure 19. Overvoltage shutdown

Figure 20. Open-load Off-state voltage detection threshold







Figure 21. Turn-on voltage slope

Figure 22. Turn-off voltage slope







Figure 23. I_{lim} vs T_{case}






Figure 24. Application schematic

2.5 GND protection network against reverse battery

2.5.1 Solution 1: resistor in the ground line (R_{GND} only)

This can be used with any type of load.

The following is an indication on how to size the R_{GND} resistor.

- 1. $R_{GND} \le 600 \text{ mV} / (I_{S(on)max})$.
- 2. $R_{GND} \ge (-V_{CC}) / (-I_{GND})$

where $-I_{GND}$ is the DC reverse ground pin current and can be found in the absolute maximum rating section of the device datasheet.

Power dissipation in R_{GND} (when $V_{CC} < 0$: during reverse battery situations) is:

$$P_D = (-V_{CC})^2 / R_{GND}$$

This resistor can be shared amongst several different HSDs. Please note that the value of this resistor should be calculated with formula (1) where $I_{S(on)max}$ becomes the sum of the maximum on-state currents of the different devices.

Please note that if the microprocessor ground is not shared by the device ground then the R_{GND} produces a shift ($I_{S(on)max} * R_{GND}$) in the input thresholds and the status output values. This shift varies depending on how many devices are ON in case of several high side drivers sharing the same R_{GND} .

If the calculated power dissipation leads to a large resistor or several devices have to share the same resistor then ST suggests to utilize Solution 2 (see below).

577

Doc ID 6942 Rev. 4

2.5.2 Solution 2: diode (D_{GND}) in the ground line

A resistor (R_{GND} = 1 $k\Omega$) should be inserted in parallel to D_{GND} if the device drives an inductive load.

This small signal diode can be safely shared amongst several different HSDs. Also in this case, the presence of the ground network produces a shift (\approx 600 mV) in the input threshold and in the status output values if the microprocessor ground is not common to the device ground. This shift does not vary if more than one HSD shares the same diode/resistor network.

Series resistor in INPUT and STATUS lines are also required to prevent that, during battery voltage transient, the current exceeds the absolute maximum rating.

The safest configuration for unused INPUT and STATUS pin is to leave them unconnected.

2.6 Load dump protection

 D_{ld} is necessary (voltage transient suppressor) if the load dump peak voltage exceeds the V_{CC} max DC rating. The same applies if the device is subject to transients on the V_{CC} line that are greater than the ones shown in the ISO 7637-2: 2004(E) table.

2.7 MCU I/Os protection

If a ground protection network is used and negative transient are present on the V_{CC} line, the control pins are pulled negative. ST suggests to insert a resistor (R_{prot}) in line to prevent the microcontroller I/O pins from latching-up.

The value of these resistors is a compromise between the leakage current of microcontroller and the current required by the HSD I/Os (Input levels compatibility) with the latch-up limit of microcontroller I/Os.

 $-V_{CCpeak}/I_{latchup} \le R_{prot} \le (V_{OH\mu C}-V_{IH}-V_{GND}) / I_{IHmax}$

Calculation example:

For V_{CCpeak} = - 100V and $I_{latchup} \ge 20mA$; $V_{OH\mu C} \ge 4.5V$

 $5k\Omega \le R_{prot} \le 65k\Omega$.

Downloaded from Arrow.com.

Recommended values: $R_{prot} = 10k\Omega$.

2.8 Open-load detection in Off-state

Off-state open-load detection requires an external pull-up resistor (R_{PU}) connected between OUTPUT pin and a positive supply voltage (V_{PU}) like the +5V line used to supply the microprocessor.


The external resistor has to be selected according to the following requirements:

- 1. No false open-load indication when load is connected: in this case we have to avoid V_{OUT} to be higher than V_{Olmin} ; this results in the following condition $V_{OUT} = (V_{PU} / (R_L + R_{PU})) R_L < V_{Olmin}$.
- 2. No misdetection when load is disconnected: in this case the V_{OUT} has to be higher than V_{OLmax} ; this results in the following condition $R_{PU} < (V_{PU} V_{OLmax}) / I_{L(off2)}$.

Because $I_{s(OFF)}$ may significantly increase if V_{out} is pulled high (up to several mA), the pull-up resistor R_{PU} should be connected to a supply that is switched OFF when the module is in standby.


The values of V_{OLmin} , V_{OLmax} and $I_{L(off2)}$ are available in the electrical characteristics section.

Figure 25. Open-load detection in off-state




2.9 SO-8 maximum demagnetization energy ($V_{CC} = 13.5V$)






^{1.} Values are generated with $R_L = 0 \Omega$.In case of repetitive pulses, $T_{j start}$ (at the beginning of each demagnetization) of every pulse must not exceed the temperature specified above for curves A and B.

2.10 PPAK/P²PAK maximum demagnetization energy (V_{CC} = 13.5V)





^{1.} Values are generated with $R_L = 0 \Omega$.In case of repetitive pulses, T_{jstart} (at the beginning of each demagnetization) of every pulse must not exceed the temperature specified above for curves A and B.


5//

Doc ID 6942 Rev. 4

Package and PCB thermal data 3


SO-8 thermal data 3.1

Figure 28. SO-8 PC board



Layout condition of R_{th} and Z_{th} measurements (PCB FR4 area = 58 mm x 58 mm,PCB thickness = 2 mm, Cu thickness = 35 μ m , Copper areas: 0.14 cm², 0.8 cm², 2 cm²).

Figure 29. R_{thj-amb} vs PCB copper area in open box free air condition






Figure 30. SO-8 thermal impedance junction ambient single pulse

Equation 1: pulse calculation formula

$$Z_{TH\delta} = R_{TH} \cdot \delta + Z_{THtp} (1 - \delta)$$

where $\delta = t_P/T$

Figure 31. Thermal fitting model of a single channel





Table 16. Thermal parameter

Area/island (cm ²)	0.5	2
R1 (°C/W)	0.05	
R2 (°C/W)	0.8	
R3 (°C/W)	3.5	
R4 (°C/W)	21	
R5 (°C/W)	16	
R6 (°C/W)	58	28
C1 (W·s/°C)	0.006	
C2 (W·s/°C)	0.0026	15)
C3 (W·s/°C)	0.0075	
C4 (W·s/°C)	0.045	1010
C5 (W·s/°C)	0.35	5
C6 (W·s/°C)	1.05	2

3.2 P²PAK thermal data

Figure 32. P²PAK PC board



^{1.} Layout condition of R_{th} and Z_{th} measurements (PCB FR4 area = 60 mm x 60 mm, PCB thickness = 2 mm, Cu thickness = 35 μ m, Copper areas: 0.97 cm², 8 cm²).





Figure 33. R_{thi-amb} vs PCB copper area in open box free air condition

Figure 34. P²PAK thermal impedance junction ambient single pulse



Equation 2: pulse calculation formula

$$Z_{TH\delta} = R_{TH} \cdot \delta + Z_{THtp} (1 - \delta)$$

where $\delta = t_P/T$

47/

Doc ID 6942 Rev. 4

27/46

Tj C1 C2 C3 C4 C5 C6 C6 R6 R6 R6 R7 Pd


Figure 35. Thermal fitting model of a single channel

Table 17. Thermal parameter

Area/island (cm ²)	0.5	6
R1 (°C/W)	0.15	
R2 (°C/W)	0.7	
R3 (°C/W)	0.7	
R4 (°C/W)	4	
R5 (°C/W)	9	
R6 (°C/W)	37	22
C1 (W·s/°C)	0.0006	
C2 (W·s/°C)	0.0025	
C3 (W·s/°C)	0.055	
C4 (W·s/°C)	0.4	
C5 (W·s/°C)	2	
C6 (W·s/°C)	3	5
1050/E	,	


3.3 PPAK thermal data

Figure 36. PPAK PC board



^{1.} Layout condition of R_{th} and Z_{th} measurements (PCB FR4 area = 60 mm x 60 mm, PCB thickness = 2 mm, Cu thickness = 35 μ m, Copper areas: 0.44 cm², 8 cm²).

Figure 37. R_{thj-amb} vs PCB copper area in open box free air condition






Figure 38. PPAK thermal impedance junction ambient single pulse

Equation 3: pulse calculation formula

$$Z_{TH\delta} = R_{TH} \cdot \delta + Z_{THtp} (1 - \delta)$$

where $\delta = t_P/T$

Figure 39. Thermal fitting model of a single channel




Table 18. Thermal parameter

Area/island (cm ²)	0.5	6
R1 (°C/W)	0.15	
R2 (°C/W)	0.7	
R3 (°C/W)	1.6	
R4 (°C/W)	2	
R5 (°C/W)	15	
R6 (°C/W)	61	24
C1 (W·s/°C)	0.0006	
C2 (W·s/°C)	0.0025	15)
C3 (W·s/°C)	0.08	
C4 (W·s/°C)	0.3	400
C5 (W·s/°C)	0.45	5
C6 (W·s/°C)	0.8	5
Cs (W-s/°C) C6 (W-s/°C)	3050	

4 Package and packing information

4.1 ECOPACK® packages

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: www.st.com. ECOPACK® is an ST trademark.

4.2 SO-8 package information

Figure 40. SO-8 package dimensions




Table 19. SO-8 mechanical data

Min. 0.1 0.65 0.35 0.19 0.25 4.8 5.8	45 (typ.) 1.27 3.81	Max. 1.75 0.25 1.65 0.85 0.48 0.25 0.5
0.65 0.35 0.19 0.25 4.8 5.8	1.27	0.25 1.65 0.85 0.48 0.25 0.5
0.65 0.35 0.19 0.25 4.8 5.8	1.27	1.65 0.85 0.48 0.25 0.5
0.35 0.19 0.25 4.8 5.8	1.27	0.85 0.48 0.25 0.5
0.35 0.19 0.25 4.8 5.8	1.27	0.48 0.25 0.5
0.19 0.25 4.8 5.8	1.27	0.25 0.5 5
0.25 4.8 5.8	1.27	0.5
4.8 5.8	1.27	5
5.8	1.27	
5.8	1.27	
	1.27	6.2
	3.81	
/ 11		
3.8		4
0.4		1.27
)		0.6
	8 (max.)	
0.8		1.2
		•
	0.8	

4.3 PENTAWATT mechanical data

Figure 41. PENTAWATT package dimensions




Table 20. PENTAWATT mechanical data

Dim.	mm			
Dilli.	Min.	Тур.	Max.	
A			4.8	
С			1.37	
D	2.4		2.8	
D1	1.2		1.35	
E	0.35		0.55	
F	0.8		1.05	
F1	1		1.4	
G	3.2	3.4	3.6	

Table 20. PENTAWATT mechanical data (continued)

	Dim.	mm			
	Dilli.	Min.	Тур.	Max.	
	G1	6.6	6.8	7	
	H2			10.4	
	H3	10.05		10.4	
	L		17.85		
	L1		15.75		
	L2		21.4	.15	
	L3		22.5	Cil	
	L5	2.6		3	
	L6	15.1	010	15.8	
	L7	6	*6	6.6	
	М		4.5		
	M1	- 100	4		
	Diam.	3.65		3.85	
opsolete	Produ	:1(5)			

4.4 P²PAK mechanical data

Figure 42. P²PAK package dimensions




Table 21. P²PAK mechanical data

Dim.	mm			
Dim.	Min.	Тур.	Max.	
А	4.30		4.80	
A1	2.40		2.80	
A2	0.03		0.23	
b	0.80		1.05	
С	0.45		0.60	
c2	1.17		1.37	
D	8.95		9.35	
D2		8.00	10,0	
E	10.00	01/	10.40	
E1		8.50		
е	3.20	7/6,	3.60	
e1	6.60	5	7.00	
L	13.70		14.50	
L2	1.25		1.40	
L3	0.90		1.70	
L5	1.55		2.40	
RO		0.40		
V2	O _ō		8º	
Package weight		1.40 Gr (typ)		

4.5 PPAK mechanical data

Figure 43. PPAK package dimensions




Table 22. PPAK mechanical data

	Dim.	mm		
	Dilli.	Min.	Тур.	Max.
	А	2.20		2.40
	A1	0.90		1.10
	A2	0.03		0.23
	В	0.40		0.60
	B2	5.20		5.40
	С	0.45		0.60
	C2	0.48		0.60
	D	6.00		6.20
	D1		5.1	,
	E	6.40	40	6.60
	E1		4.7	
	е		1.27	
	G	4.90		5.25
	G1	2.38		2.70
	Н	9.35		10.10
	L2		0.8	1.00
	L4	0.60		1.00
	L5	1		_
10	L6		2.80	
0/050/8	R		0.2	
703	V2	O°		8°
	Package weight		Gr. 0.3	

47/

4.6 SO-8 packing information

The devices can be packed in tube or tape and reel shipments (see the *Table 1: Device summary*).

Figure 44. SO-8 tube shipment (no suffix)






Figure 45. SO-8 tape and reel shipment (suffix "TR")



4.7 PENTAWATT packing information

The devices can be packed in tube or tape and reel shipments (see the *Table 1: Device summary*).


Figure 46. PENTAWATT tube shipment (no suffix)



4.8 P²PAK packing information

The devices can be packed in tube or tape and reel shipments (see the *Table 1: Device summary*).

Figure 47. P²PAK tube shipment (no suffix)






Figure 48. P²PAK tape and reel (suffix "13TR")



4.9 PPAK packing information

The devices can be packed in tube or tape and reel shipments (see the *Table 1: Device summary*).

Figure 49. PPAK suggested pad layout





Figure 50. PPAK tube shipment (no suffix)



REEL DIMENSIONS All dimensions are in mm. at slot location 2500 Base Q.ty Bulk Q.ty 2500 A (max) 330 B (min) 1.5 C (± 0.2) 13 20.2 G (+ 2 / -0) 16.4 N (min) 60 T (max) 22.4 tape start 2.5mm min TAPE DIMENSIONS According to Electronic Industries Association (EIA) Standard 481 rev. A, Feb 1986 Tape width P0 (± 0.1) Tape Hole Spacing 4 Component Spacing 8 Hole Diameter D (± 0.1/-0) 1.5 **Hole Diameter** D1 (min) 1.5 **Hole Position** F (± 0.05) 7.5 User Direction of Feed Compartment Depth K (max) 2.75 Hole Spacing P1 (± 0.1) 2 All dimensions are in mm. End 0 0 0 Top cover No components Components No components 500mm min User direction of feed Josole te User Direction of Feed

Figure 51. PPAK tape and reel (suffix "13TR")



VN750 Revision history

5 Revision history

Table 23. Document revision history

	Date	Revision	Changes
	21-Jun-2004	1	Initial release.
	03-May-2006	2	Current and voltage convention update (page 2). Configuration diagram (top view) & suggested connections for unused and n.c. pins: insertion (page 2). 6cm2 Cu condition insertion in thermal data table (page 3). V _{CC} - output diode section update (page 4). Revision history table insertion (page 30). Disclaimers update (page 31).
	24-Nov-2008	3	Document reformatted and restructured. Added content, list of figures and tables. Added ECOPACK® packages information. Updated Figure 48.: P²PAK tape and reel (suffix "13TR"): - changed component spacing (P) in tape dimensions table from 16 mm to 12 mm.
	18-May-2012	4	Updated Section 4.5: PPAK mechanical data
Obsole	te Pro	ductl	9, 000

Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY TWO AUTHORIZED ST REPRESENTATIVES, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2012 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

