

Is Now Part of



ON Semiconductor®

To learn more about ON Semiconductor, please visit our website at www.onsemi.com

Please note: As part of the Fairchild Semiconductor integration, some of the Fairchild orderable part numbers will need to change in order to meet ON Semiconductor's system requirements. Since the ON Semiconductor product management systems do not have the ability to manage part nomenclature that utilizes an underscore (_), the underscore (_) in the Fairchild part numbers will be changed to a dash (-). This document may contain device numbers with an underscore (_). Please check the ON Semiconductor website to verify the updated device numbers. The most current and up-to-date ordering information can be found at www.onsemi.com. Please email any questions regarding the system integration to Fairchild_questions@onsemi.com.

ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees



NDC7001C

Dual N & P-Channel Enhancement Mode Field Effect Transistor

General Description


These dual N & P-Channel Enhancement Mode Field Effect Transistors are produced using Fairchild's proprietary, high cell density, DMOS technology. This very high density process has been designed to minimize on-state resistance, provide rugged and reliable performance and fast switching. These device is particularly suited for low voltage, low current, switching, and power supply applications.


Features

• Q1 0.51 A, 60V. $R_{DS(ON)} = \ 2 \ \Omega \ @ \ V_{GS} = 10 \ V$ $R_{DS(ON)} = \ 4 \ \Omega \ @ \ V_{GS} = 4.5 \ V$

• **Q2** -0.34 A, 60V. $R_{DS(ON)} = 5 \Omega @ V_{GS} = -10 \text{ V}$ $R_{DS(ON)} = 7.5 \Omega @ V_{GS} = -4.5 \text{ V}$

- High saturation current
- High density cell design for low R_{DS(ON)}
- Proprietary SuperSOTTM –6 package: design using copper lead frame for superior thermal and electrical capabilities





Absolute Maximum Ratings T_A=25°C unless otherwise noted

Symbol	Parameter	Q1	Q2	Units	
V _{DSS}	Drain-Source Voltage	60	-60	V	
V _{GSS}	Gate-Source Voltage		±20	±20	
I _D	Drain Current - Continuous	(Note 1a)	0.51	-0.34	Α
	- Pulsed		1.5	-1	
P _D	Power Dissipation for Single Operation (Note 1a)		0.96		
		(Note 1b)	0	.9	W
		(Note 1c)	0	.7	
T _J , T _{STG}	Operating and Storage Junction Tempera	–55 to	°C		

Thermal Characteristics

$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient	(Note 1a)	130	°C/W
R _{θJC}	Thermal Resistance, Junction-to-Case	(Note 1)	60	

Package Marking and Ordering Information

Device Marking Device		Reel Size	Tape width	Quantity	
.01C	.01C NDC7001C 7"		8mm	3000	

Symbol	Parameter	Test Conditions	Min	Тур	Max	Units		
Off Char	acteristics				•	•		
BV _{DSS}	Drain-Source Breakdown Volta	ge	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	Q1 Q2	60 -60			V
<u>ΔBV_{DSS}</u> ΔT _J	Breakdown Voltage Temperatu Coefficient	re	$I_D = 250 \mu A$, Ref. to 25°C $I_D = -250 \mu A$, Ref. to 25°C	Q1 Q2		67 –57		mV/°C
I _{DSS}	Zero Gate Voltage Drain Currer	nt	V _{DS} = 48 V, V _{GS} = 0 V V _{DS} = -48 V, V _{GS} = 0 V	Q1 Q2			1 –1	μА
I _{GSSF}	Gate-Body Leakage, Forward		$V_{GS} = 20 \text{ V}, V_{DS} = 0 \text{ V}$	All			100	nA
I _{GSSR}	Gate-Body Leakage, Reverse		$V_{GS} = -20 \text{ V}, V_{DS} = 0 \text{ V}$	All			-100	nA
On Char	acteristics (Note 2)							
$V_{GS(th)}$	Gate Threshold Voltage	Q1	$V_{DS} = V_{GS}$, $I_{D} = 250 \mu\text{A}$		1	2.1	2.5	V
CO(III)		Q2	$V_{DS} = V_{GS}, I_{D} = -250 \mu\text{A}$		-1	-1.9	-3.5	
$\Delta V_{GS(th)}$	Gate Threshold Voltage	Q1	$I_D = 250 \mu\text{A}$, Referenced. to	25°C		-3.8	0.0	mV/°C
<u>Δ</u> Τ _{.J}	Temperature Coefficient	Q2	$I_D = -250 \mu\text{A}, \text{Ref. to } 25^{\circ}\text{C}$			3.2		
-	Static Drain–Source	Q2 Q1	$V_{GS} = 10 \text{ V}, I_D = 0.51 \text{ A}$			1	2	Ω
R _{DS(on)}	On–Resistance	١٧١	$V_{GS} = 10 \text{ V}, I_D = 0.31 \text{ A}$ $V_{GS} = 4.5 \text{ V}, I_D = 0.35 \text{ A}$			2	4	22
	On Redictario		$V_{GS} = 10 \text{ V}, I_D = 0.51 \text{ A}, T_J = 1$	25°C		1.7	3.5	
		Q2	$V_{GS} = -10 \text{ V}, I_{D} = -0.34 \text{ A}$			1.2	5	
			$V_{GS} = -4.5 \text{ V}, I_D = -0.25 \text{ A}$ $V_{GS} = -10 \text{ V}, I_D = -0.34 \text{ A}, T_J = 1$	25°€		1.5	7.5	
1	On-State Drain Current Q1		$V_{GS} = 10 \text{ V}$ $V_{DS} = 10 \text{ V}$	20 0	1.5	1.9 10		Α
I _{D(on)}	On-State Drain Current		$V_{GS} = -10 \text{ V}$ $V_{DS} = -10 \text{ V}$					
_	Command Transport division on	Q2	$V_{DS} = 10 \text{ V}$ $V_{DS} = -10 \text{ V}$ $V_{DS} = -10 \text{ V}$		-1	200		0
g FS	Forward Transconductance	Q1				380		mS
		Q2	$V_{DS} = -10 \text{ V} I_{D} = -0.34 \text{A}$			700		
Dynamic	Characteristics	1	I = •		1	1		
C_{iss}	Input Capacitance	Q1	For Q1 : $V_{DS} = 25 \text{ V}, V_{GS} = 0 \text{ V}$			20		pF
		Q2	f = 1.0MHz			66		
C_{oss}	Output Capacitance	Q1 Q2	For Q2 :			11		pF
0	Davarra Transfer Conscitor as	Q2 Q1	$V_{DS} = -25 \text{ V}, V_{GS} = 0 \text{ V}$			13 4.3		
C _{rss}	Reverse Transfer Capacitance	Q2	f = 1.0MHz			6		pF
R _G	Gate Resistance	Q1				11.2		Ω
116	Cate Resistance	Q2	$V_{GS} = 15 \text{ mV}, f = 1.0 \text{ MHz}$			11.2		52
Switchin	g Characteristics (Note 2)		<u> </u>		1	, ·· -		
	Turn-On Delay Time	01	F 04			2.8	5.6	nc
$t_{d(on)}$	Tuill—Oli Delay Tillle	Q1 Q2	For Q1 : V _{DS} =25 V, I _{DS} = 1 A			3.2	6.4	ns
t _r	Turn-On Rise Time	Q1	$V_{GS} = 10 \text{ V}, R_{GEN} = 6 \Omega$			8	16	ns
-1	Tam on the fillio	Q2	For Q2 :			10	20	110
t _{d(off)}	Turn-Off Delay Time	Q1	$V_{DS} = -25 \text{ V}, I_{DS} = -1 \text{ A}$			14	26	ns
,		Q2	V_{GS} = -10 V, R_{GEN} = 6 Ω			8	16	
t _f	Turn-Off Fall Time	Q1				4	8	ns
		Q2				1	2	
	Total Gate Charge	Q1	For Q1 :			1.1	1.5	nC
Qg			$V_{DS} = 25 \text{ V}, I_{DS} = 0.51 \text{ A}$		1	1.6	2.2	
		Q2						
	Gate-Source Charge	Q1	V_{GS} = 10 V, R_{GEN} = 6 Ω			0.2		nC
$egin{array}{c} Q_{g} \ & \ & \ & \ & \ & \ & \ & \ & \ & \ $	Gate–Source Charge Gate–Drain Charge							nC nC

Electrical Characteristics T_A = 25°C unless otherwise noted **Symbol Parameter Test Conditions** Min Max **Units** Typ **Drain-Source Diode Characteristics and Maximum Ratings** Maximum Continuous Drain-Source Diode Forward Current Q1 0.51 Α -0.34 Q2 V_{SD} $V_{GS} = 0 \text{ V}, I_{S} = 0.51 \text{ A}$ Drain-Source Diode Forward Q1 8.0 1.2 ٧ Voltage $V_{GS} = 0 \text{ V}, I_{S} = -0.34 \text{ A}$ (Note 2) Q2 -0.8 -1.4 $I_F = 0.51 \text{ A}, d_{iF}/d_t = 100 \text{ A}/\mu\text{s}$ $t_{\text{rr}} \\$ Diode Reverse Recovery Q1 18 nS Time $I_F = -0.34 \text{ A}, \quad d_{iF}/d_t = 100 \text{ A/}\mu\text{s}$ Q2 16 $I_F = 0.51 \text{ A}, d_{iF}/d_t = 100 \text{ A}/\mu\text{s}$ Q_{rr} Diode Reverse Recovery Q1 16 nC Charge $I_F = -0.34 A$, $d_{iF}/d_t = 100 \text{ A/}\mu\text{s}$ 11

Notes

 R_{8,JA} is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. R_{8,JC} is guaranteed by design while R_{8CA} is determined by the user's board design.



 a) 130 °C/W when mounted on a 0.125 in² pad of 2 oz. copper.



b) 140°C/W when mounted on a .005 in² pad of 2 oz copper



c) 180°C/W when mounted on a minimum pad.

Scale 1:1 on letter size paper

2. Pulse Test: Pulse Width < 300µs, Duty Cycle < 2.0%

Typical Characteristics: N-Channel




Figure 1. On-Region Characteristics.




Figure 3. On-Resistance Variation withTemperature.




Figure 5. Transfer Characteristics.




Figure 2. On-Resistance Variation with Drain Current and Gate Voltage.




Figure 4. On-Resistance Variation with Gate-to-Source Voltage.





Figure 6. Body Diode Forward Voltage Variation with Source Current and Temperature.

Typical Characteristics: N-Channel (continued)








Figure 7. Gate Charge Characteristics.








Figure 9. Maximum Safe Operating Area.

Figure 10. Single Pulse Maximum Power Dissipation.




Figure 21. Transient Thermal Response Curve.

Thermal characterization performed using the conditions described in Note 1c. Transient thermal response will change depending on the circuit board design.

Typical Characteristics: P-Channel




Figure 11. On-Region Characteristics.




Figure 13. On-Resistance Variation withTemperature.




Figure 15. Transfer Characteristics.




Figure 12. On-Resistance Variation with Drain Current and Gate Voltage.




Figure 14. On-Resistance Variation with Gate-to-Source Voltage.





Figure 16. Body Diode Forward Voltage Variation with Source Current and Temperature.

Typical Characteristics: P-Channel (continued)







Figure 17. Gate Charge Characteristics.








Figure 19. Maximum Safe Operating Area.

Figure 20. Single Pulse Maximum Power Dissipation.




Figure 21. Transient Thermal Response Curve.

Thermal characterization performed using the conditions described in Note 1c.

Transient thermal response will change depending on the circuit board design.

TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

FAST ® SILENT SWITCHER® UHC™ ACEx™ MICROWIRE™ SMART START™ UltraFET® FASTr™ Bottomless™ OPTOLOGIC® $\mathsf{CoolFET^{\mathsf{TM}}}$ SPM™ **VCX**TM FRFET™ OPTOPLANAR™ GlobalOptoisolator™ STAR*POWER™ CROSSVOLT™ PACMAN™ DenseTrench™ GTO™ РОР™ Stealth™ SuperSOT™-3 DOME™ HiSeC™ Power247™ I²CTM SuperSOT™-6 EcoSPARK™ PowerTrench ® SuperSOT™-8 E²CMOSTM ISOPLANAR™ QFET™ QS™ SyncFET™ EnSigna™ LittleFET™ TinyLogic™ FACT™ MicroFET™ QT Optoelectronics™ TruTranslation™ FACT Quiet Series™ MicroPak™ Quiet Series™

STAR*POWER is used under license

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the

2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.

Rev. H5

ON Semiconductor and III) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages.

Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that ON Semiconductor was negligent regarding the design or manufacture of the part. ON Semiconductor is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative

© Semiconductor Components Industries, LLC

www.onsemi.com