


# Single and dual PMOS high-side H-bridge

#### Datasheet - production data



#### **Features**

- Full path  $R_{DSON}$  less than 540 m $\Omega$
- Continuous load current > 3 A
- Operating battery supply voltage 5 V to 28 V
- Operating V<sub>DD</sub> supply voltage 4.5 V to 5.5 V
- All ECU internal pins can withstand up to 18 V
- Output switching frequency up to 11 kHz
- Monitoring of V<sub>DD</sub> supply voltage

This is information on a product in full production.

- SPI programmable output current limitation from 5 A to 8.6 A (in 3 steps)
- Over temperature and short circuit protection
- Full diagnosis capability

- Fast switch-off open-drain input/output
- Current-monitoring with current feedback output signal CF
- SPI-interface for configuration and diagnosis
- Error history in second diagnosis register
- Two independent enable pins: "/ABE" and "DIS"
- Control of power stages by SPI or two input signals, PWM and DIR (configurable via SPI)
- Logic levels 5 V compatible
- Conformity to improved EMC requirements due to smart H-bridge switching

### **Description**

L9959S and L9959T are a single and dual integrated H-bridges for resistive and inductive loads featuring output current direction and supervising functions.

The PowerSSO24 houses one full H-Bridge, while the PowerSSO36 houses two H-Bridges that can work in parallel, through independent input driving commands.

Target application ranges from throttle control actuators to exhaust gas recirculation control valves in automotive domain to a more general use to drive DC and Stepper motors.

Table 1. Device summary

Order code	Package	Packing
L9959S-TR	PowerSSO24	Tape & Reel
L9959T-TR	PowerSSO36	Tape & Reel

Contents L9959S, L9959T

# **Contents**

1	Bloc	k diagram	6
2	Pins	description	7
	2.1	Pin definitions and functions	8
3	Elec	trical specifications	. 11
	3.1	Absolute maximum ratings	11
	3.2	ESD protection	11
	3.3	Thermal data	. 12
	3.4	Electrical characteristics	. 12
	3.5	Outputs OUT1 and OUT2	. 14
	3.6	Temperature dependent current reduction	. 18
	3.7	Free-wheeling diodes	. 18
	3.8	SPI / logic electrical characteristics	. 19
4	Appl	lication information	. 21
	4.1	Power stage switching behavior	. 21
		4.1.1 PWM mode (same current direction)	21
	4.2	Protection and monitoring	. 23
		4.2.1 Current feedback	24
		4.2.2 Current limitation	24
		4.2.3 Temperature dependent current reduction	25
		4.2.4 Short to battery (SCB) and short to Ground (SCG)	
		4.2.5 Short circuit over load (SCL)	
		4.2.6 Open load (OL)	
	4.3	VS-undervoltage	. 27
	4.4	Inverse current at V <sub>S</sub>	27
	4.5	/ABE pin	. 27
	4.6	VDD-monitor	. 27
	4.7	VDD-monitor test	. 27
	4.8	Power-on reset	. 28
5	SPI f	functional description	. 29

Downloaded from Arrow.com.

	5.1	General	description	29
		5.1.1	SPI select (SS)	. 29
		5.1.2	Serial data In (SI)	. 29
		5.1.3	Serial clock (SCK)	. 29
		5.1.4	Serial out (SO)	. 29
		5.1.5	SPI communication flow	. 29
	5.2	SPI-inst	ruction	31
	5.3	Device r	egister map	31
	5.4	SPI - co	ntrol and status registers	32
		5.4.1	Reset sources	. 37
		5.4.2	Configuration registers reset sources	. 37
6	Appli	cation c	ircuit	38
7	Packa	age info	rmation	39
R	Ravis	ion hist	ory	11



List of tables L9959S, L9959T

# List of tables

Table 1.	Device summary	1
Table 2.	L9959S pinout	
Table 3.	L9959T (Two H-Bridge drivers in one package) pinout	9
Table 4.	Absolute maximum ratings	. 11
Table 5.	ESD protection	. 11
Table 6.	Thermal data	. 12
Table 7.	Supply	. 12
Table 8.	Power-on reset	. 13
Table 9.	V <sub>DD</sub> monitoring	. 13
Table 10.	Undervoltage shutdown	. 14
Table 11.	On-resistance (4.5 V < V <sub>S</sub> < 28 V)	. 14
Table 12.	Power output switching times (8 V < V <sub>S</sub> < 18 V)	. 14
Table 13.	Current feedback (CF)	. 16
Table 14.	Current limiting	. 17
Table 15.	Over-current detection (8 V < V <sub>S</sub> < 18 V)	. 17
Table 16.	Openload detection	. 18
Table 17.	Retest delay	. 18
Table 18.	Temperature dependent current reduction	. 18
Table 19.	Free-wheel diodes	. 18
Table 20.	Inputs: SI, SS, SCK, DIR, DIS and PWM; Output: SO	. 19
Table 21.	Dynamic characteristics	. 20
Table 22.	Device states with respect to supply voltage	. 28
Table 23.	SPI instruction byte	. 31
Table 24.	Check byte	. 31
Table 25.	Command overview	. 31
Table 26.	Device identifier (ID)	. 32
Table 27.	Revision register (REV)	. 32
Table 28.	DIA_REG1	. 32
Table 29.	Diagnosis bits (DIA_REG1)	. 33
Table 30.	Diagnosis register 2 (DIA_REG2)	
Table 31.	Diagnosis bits (DIA_REG2)	. 34
Table 32.	Configuration register (CONFIG_REG)	. 34
Table 33.	Current Level (CONFIG_REG)	
Table 34.	Status and configuration register (STATCON_REG)	. 35
Table 35.	Special register (SPECIAL_REG)	
Table 36.	Document revision history	. 41



L9959S, L9959T List of figures

# List of figures

Figure 1.	Block diagram	6
Figure 2.	PSSO24 pin connection (top view)	7
Figure 3.	PSSO36 pin connection (top view)	
Figure 4.	Output delay times (e.g. low-side output)	15
Figure 5.	Output rise and fall times	
Figure 6.	Output disable and enable time (/ABE Input)	15
Figure 7.	Output disable and enable time (DIS Input)	16
Figure 8.	SPI timing information	20
Figure 9.	PWM mode current flow	21
Figure 10.	PWM mode output voltage	22
Figure 11.	DIR-change (current is changing its direction)	22
Figure 12.	DIR-change current flow phase 2	22
Figure 13.	DIR-change output voltage	23
Figure 14.	Current feedback and current limiting	24
Figure 15.	Current limitation	25
Figure 16.	Temperature dependent current reduction	25
Figure 17.	Current limiting and short circuit	26
Figure 18.	Write access	30
Figure 19.	Read access	
Figure 20.	Application circuit	38
Figure 21.	PowerSSO24 mechanical data and package dimensions	39
Figure 22.	PowerSSO36 mechanical data and package dimensions	40



Block diagram L9959S, L9959T

# 1 Block diagram




Figure 1. Block diagram

L9959S, L9959T Pins description

# 2 Pins description

Figure 2. PSSO24 pin connection (top view)





Figure 3. PSSO36 pin connection (top view)



Pins description L9959S, L9959T

# 2.1 Pin definitions and functions

Table 2. L9959S pinout

Pin	Symbol	Function
18	VS	Power supply voltage for power stage outputs (external reverse protection required)
2	PGND	Power Ground
16	CAP3V3	Pin for external capacitor: This capacitor is used for the internal 3.3 V controller. A capacitance between 60 nF and 150 nF (typical 100 nF) is required and has to be connected close to this pin with low inductance and resistance.
17	VDD	VDD Supply: 5 V Supply
11	GNDABE	Sense Ground for VDD monitoring
15	AGND	Device Ground
3	OUT1	Bridge output 1 and 2:
23	OUT2	The bridge outputs are built of a high-side p-channel and a low-side n-channel transistor.
20	DIR	Direction input: The DIR pin controls the switch direction of OUT1 and OUT2.
21	PWM	PWM input: The PWM input switches OUT1 and OUT2.
19	DIS	Disable input: DIS switches OUT1 and OUT2 to tristate.
10	/ABE	Bidirectional Ability/Enable Pin: Open-Drain Output, which is pulled low in case of VDD over- and under-voltage. If the input is pulled to low, all output stages are switched off.
9	CF	Current Proportional Feedback output: The CF pin provides in conjunction with an external resistor an output current, which is proportional to the H-Bridge current.
5	SCK	Serial clock input: This input controls the internal shift register of the SPI.
7	SI	Slave in (Serial data input): The input receives serial data from the microcontroller.
8	SO	Slave Out (Serial data output): The diagnosis data is available via the SPI through this tristate-output.
6	SS	Slave Select input: The serial data transfer between the device and the micro controller is enabled by pulling the input SS to low level.
EP	AGND	Exposed Pad: Connected to AGND.

L9959S, L9959T Pins description

Table 3. L9959T (Two H-Bridge drivers in one package) pinout

Pin	Symbol	Function
13,14,	VS2 <sup>(1)</sup>	Power supply voltage for power stage outputs (external reverse protection required):
31, 32	VS1 <sup>(1)</sup>	Important: For the capability of driving the full current at the outputs all pins of VS must be externally connected.
1	PGND1 <sup>(2)</sup>	Ground:
19	PGND2 <sup>(2)</sup>	Important: For the capability of driving the full current at the outputs, all ground pins must be externally connected.
11, 29	CAP3V3	Pin for external capacitor: This capacitor is used for the internal 3.3 V controller. A capacitance between 60 nF and 150 nF (typical 100 nF) is required and has to be connected close to this pin with low inductance and resistance.
12	VDD1 <sup>(3)</sup>	V/DD Complex EV Complex
30	VDD2 <sup>(3)</sup>	VDD Supply: 5V Supply.
9	GNDABE1	Songe Cround for VDD monitoring
27	GNDABE2	Sense Ground for VDD monitoring
10, 28	AGND	Device Ground
2	OUT11	
36	OUT12	Bridge output 11, 12, 21, and 22:
20	OUT21	The bridge outputs are built of a high-side p-channel and a low-side n-channel transistor. The bridge outputs of chip 1 are OUT11 and OUT12, of chip 2 OUT21 and OUT22.
18	OUT22	
34	DIR1	Direction input 1: DIR1 pin controls the switch direction of OUT11 and OUT12.
35	PWM1	PWM input 1: PWM1 input switches OUT11 and OUT12.
33	DIS1	Disable input 1: DIS1 switches OUT11 and OUT12 to tristate
8	/ABE1	Bidirectional Ability/Enable Pin 1: Open-Drain Output, which is pulled low in case of VDD over- and under-voltage. If the input is pulled to low, all output stages are switched off. /ABE1 belongs to chip 1.
16	DIR2	Direction input 2: DIR2 pin controls the switch direction of OUT21 and OUT22.
17	PWM2	PWM input 2: PWM1 input switches OUT21 and OUT22.
15	DIS2	Disable input 2: DIS2 switches OUT21 and OUT22 to tristate.
26	/ABE2	Bidirectional Ability/Enable Pin 2: Open-Drain Output, which is pulled low in case of VDD over- and under-voltage. If the input is pulled to low, all output stages are switched off. /ABE2 belongs to chip 2.
7	CF1	Current Proportional Feedback output:
25	CF2	The CF pin provides in conjunction with an external resistor an output current, which is proportional to the H-Bridge current. CF1 belongs to OUT11 and OUT12, CF2 to OUT21 and OUT22.



DocID023416 Rev 6

Pins description L9959S, L9959T

Table 3. L9959T (Two H-Bridge drivers in one package) pinout (continued)

Pin	Symbol	Function
3	SCK1	Serial clock input:
21	SCK2	This input controls the internal shift register of the SPI. SCK1 belongs to chip 1 and SCK2 to chip 2.
5	SI1	Slave in (Serial data input):
23	SI2	The input receives serial data from the microcontroller. SI1 belongs to chip 1 and SI2 to chip 2.
6	SO1	Slave Out (Serial data output):
24	SO2	The diagnosis data is available via the SPI through this tristate-output. SO1 belongs to chip 1 and SO2 to chip 2.
4	SS1	Slave Select input:
22	SS2	The serial data transfer between the device and the micro controller is enabled by pulling the input SS to low level. SS1 belongs to chip 1 and SS2 to chip 2.
EP	AGND <sup>(4)</sup>	Exposed PAD: connected to AGND

- 1. Pins 13 and 14 are referred to die2, whereas pins 31 and 32 are referred to die1.
- 2. Pins 1 is referred to die1, whereas 19 is referred to die2.
- 3. Pins 12 is referred to die2, whereas 30 is referred to die1.
- 4. Pins 10 is referred to die1, whereas 28 is referred to die2.

# 3 Electrical specifications

## 3.1 Absolute maximum ratings

#### Warning:

Stressing the device above the rating listed in the "Absolute maximum ratings" table may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Refer also to the STMicroelectronics SURE program and other relevant quality document.

Table 4. Absolute maximum ratings

Symbol	Parameter / Test condition	Value [DC Voltage]	Unit
V <sub>VS</sub>	DC supply voltage -1.0 to +40		V
V <sub>VDD</sub>	Stabilized supply voltage, logic supply	-0.3 to 18	V
V <sub>3V3</sub>	3.3 V Controller output	-0.3 to 4.6	V
C <sub>F</sub>	Current feedback output	-0.3 to 5	V
$\begin{bmatrix} V_{SI}, V_{SCK}, V_{SS,} V_{SO}, \\ V_{DIR}, V_{PWM}, V_{DIS} \end{bmatrix}$	Logic input / output voltage range	-0.3 to 18	V
V.	Output voltage (n=1,2 or 11,12,21,22); V <sub>OUTn</sub> < V <sub>S</sub> + 1 V	-1.0 to 40	٧
V <sub>OUTn</sub>	Dynamic pulse / t < 500ms; V <sub>OUTn</sub> < V <sub>S</sub> + 2 V	-2.0 to 40	V
T <sub>j</sub>	Operating junction temperature	-40 to 150	°C
T <sub>stg</sub>	T <sub>stg</sub> Storage temperature -55 to 150		°C

## 3.2 ESD protection

Table 5. ESD protection

Parameter	Value	Unit
All pins versus ground group (AGND, PGND1, PGND2, GND_ABE1, GND_ABE2)	±2 <sup>(1)</sup>	kV
Power Output Pins: OUT1, OUT2 or OUT11, OUT12, OUT21, OUT22 versus ground group (AGND, PGND1, PGND2, GND_ABE1, GND_ABE2)	±4 <sup>(2)</sup>	kV

- 1. HBM according to MIL 883C, Method 3015.7 or EIA/JESD22-A114-A.
- 2. HBM with all unzipped pins grounded.



DocID023416 Rev 6

### 3.3 Thermal data

Table 6. Thermal data

Symbol	Parameter	PSSO24	PSSO36	Unit
R <sub>thj-case</sub>	Thermal resistance junction-to-case (max)	2	3.5	°C/W

### 3.4 Electrical characteristics

The voltages are referred to ground and currents are assumed positive, when the current flows into the pin. 4.5 V  $\leq$  V<sub>S</sub>  $\leq$  18 V, 4.5 V  $\leq$  V<sub>DD</sub>  $\leq$  5.5 V; all outputs open; T<sub>j</sub> = -40 °C to 150 °C, unless otherwise specified.

Table 7. Supply

Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
Vs	Operating voltage range	-	4.5	-	28	V
I <sub>VS</sub>	V <sub>S</sub> current consumption in active mode	$V_{DD} = 5 \text{ V}; V_{S} = 5 \text{ V} \text{ and}$ $V_{S} = 18 \text{ V};$ Bridge disabled	-	-	5	mA
		$V_{DD} = 5 \text{ V}; V_S = 5 \text{ V} \text{ and}$ $V_S = 18 \text{ V}; f_{OUT} = 2 \text{ kHz};$ $I_{OUT} = 0 \text{ A}$	-	-	6	mA
		$V_{DD} = 5 \text{ V}; V_S = 5 \text{ V} \text{ and}$ $V_S = 18 \text{ V}; f_{OUT} = 10 \text{ kHz};$ $I_{OUT} = 0 \text{ A}$	-	-	14	mA
		V <sub>DD</sub> = 5 V; V <sub>S</sub> = 28 V; f <sub>OUT</sub> = 10 kHz; I <sub>OUT</sub> = 0 A	-	-	14	mA
I <sub>VS(stby)</sub>	V <sub>S</sub> current consumption in passive mode	V <sub>DD</sub> = 0 V	0	-	2.5	mA
V <sub>VS_slew</sub> <sup>(1)</sup>	Slew rate on V <sub>S</sub>	-	-	-	100	V/µs
V <sub>VS_slew</sub> <sup>(2)</sup>	Slew rate on V <sub>S</sub>	-	-	-	20	V/µs
$V_{DD}$	Operating voltage range	-	4.5	-	5.5	V
I <sub>VDD</sub>	V <sub>DD</sub> supply current	V <sub>S</sub> = 18 V; V <sub>DD</sub> = 5 V	-	-	10	mA

<sup>1.</sup> No change of parameters for VDD-monitoring and in SPI logic

<sup>2.</sup> No change of parameters

### Table 8. Power-on reset

Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
V <sub>DDRES</sub>	Reset active threshold	-	2.8	-	3.4	V
V <sub>DDPOR</sub>	Power-on reset threshold	-	3.3	-	3.9	V
V <sub>DDPORHYS</sub>	Power-on reset hysteresis	-	-	600	-	mV
t <sub>POR</sub>	Power-on reset extension time	-	-	-	1	ms

# Table 9. V<sub>DD</sub> monitoring

Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
$V_{DD}$	V <sub>DD</sub> monitoring voltage range	-	$V_{DDPOR}$	-	18	V
V <sub>DD_THL</sub>	Under voltage threshold	V <sub>S</sub> = 0 V	4.2	-	4.5	V
V <sub>DD_THH</sub>	Over voltage threshold	V <sub>S</sub> = 0 V	5.25	-	5.5	V
t <sub>FIL_OFF</sub>	Switch-off filtering time	Cuarantaed by seen	60	-	135	μs
t <sub>FIL_ON</sub>	Switch-on filtering time	Guaranteed by scan.	60	-	135	μs
V <sub>TEST_THL</sub>	Under voltage test threshold	-	5.25	-	5.5	V
V <sub>TEST_THH</sub>	Over voltage test threshold	-	4.2	-	4.4	V
V <sub>DD_MR</sub>	Full V <sub>DD</sub> supply range	-	-0.3	-	18	V
V <sub>DD_SLEW</sub>	V <sub>DD</sub> slew	-		-	500	mV/μs
ΔV <sub>DD_THX</sub>	Threshold (V <sub>DD_THH</sub> , V <sub>DD_THL</sub> ) shift during vs. inverse current	-	-0.1	-	0.1	V
V <sub>ABE_INL</sub>	/ABE input low-level	-	-0.3	-	1.65	V
V <sub>ABE_INH</sub>	/ABE input high-level	-	3.15	-	18	V
V <sub>ABE_INHY</sub>	/ABE input hysteresis	-	0.2	-	1.0	V
		0 V < V <sub>ABE</sub> < 1.5 V	0	-	60	μA
I <sub>ABE_IN</sub>	/ABE input pull-down current	V <sub>ABE</sub> = 2.1 V, 5 V, 18 V; V <sub>S</sub> = 18 V; V <sub>DD</sub> = 5 V, 18 V	20	40	60	μА
V <sub>ABE_OUTL</sub>	/ABE output low voltage	$2.5~\mathrm{V} < \mathrm{V}_\mathrm{DD} < \mathrm{V}_\mathrm{DD\_THL}; \\ \mathrm{I}_\mathrm{ABE\_OUTL} < 2.5~\mathrm{mA}$	0	-	1.0	V
V <sub>ABE_OUTL</sub>	/ABE output low voltage	$2 \times V_{DD\_THL} < V_{DD} < 18V;$ $I_{ABE\_OUTL} < 7.5 \text{ mA}$	0	-	1.2	V
V <sub>ABE_OUTL</sub>	/ABE output passive low voltage	-	0	-	1.2	V
$\Delta I_{ABE}$	I <sub>ABE</sub> Change during vs. inverse current	-	-100	-	100	μΑ



Table 10. Undervoltage shutdown

Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
V <sub>UV_OFF</sub>	VS UV threshold	VS decreasing	3.1	3.8	4.5	V
V <sub>UV_ON</sub>	VS UV threshold	VS increasing	3.3	4.0	4.7	V
V <sub>UV_HYS</sub>	VS UV hysteresis	V <sub>UV_ON</sub> - V <sub>UV_OFF</sub>	0.1	-	1	V
t <sub>FUV</sub>	VS UV detection time	-	-	-	1.5	μs

# 3.5 Outputs OUT1 and OUT2

Table 11. On-resistance (4.5 V < V<sub>S</sub> < 28 V)

Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
r <sub>ONVS</sub> OUT1,2	On-resistance to supply	$V_{DD} = 5 \text{ V}; V_{S} = 10 \text{ V},$ $I_{OUT1,2} = 3 \text{ A}$	-	-	315	mΩ
r <sub>ONGND</sub> OUT1,2	On-resistance to PGND	$V_{DD} = 5 \text{ V}; V_{S} = 10 \text{ V},$ $I_{OUT1,2} = 3 \text{ A}$	-	-	225	mΩ
1	I EAK OUT	$V_{DD} = 5 \text{ V}; V_{S} = 13 \text{ V}; V_{OUT} = 0 \text{ V}$	-200	-	-	μA
ILEAK		$V_{DD} = 5 \text{ V}; V_{S} = 13 \text{ V}; V_{OUT} = V_{S}$	-	-	200	μA

Table 12. Power output switching times (8 V < V<sub>S</sub> < 18 V)

Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
t <sub>d ON</sub>	Output delay time driver on	-	-	-	6	μs
t <sub>d OFF</sub>	Output delay time driver off	-	-	-	16	μs
t <sub>d dis</sub> <sup>(1)</sup>	Disable delay time	Guaranteed through scan.	-	-	12.5	μs
t <sub>d pwon</sub>	Power-on delay time		-	-	1	ms
t <sub>d en</sub>	Enable delay time		-	-	50	μs
dl <sub>OUT</sub> /dt	Current slew rate	-	-	1.6		A/µs
dV <sub>OUTHS</sub> /dt	Output rise/fall slew-rate high-side low selected with bit SR = 0 fast selected with bit SR = 1	$V_{DD} = 5 \text{ V}; V_{S} = 14 \text{ V}$ $R_{LOAD1,2} = 2.6 \Omega (8 \text{ V}_{S}),$ $6 \Omega (18 \text{ V}_{S})$	0.975 2.8	-	2.7 8	V/µs
dV <sub>rOUTLS</sub> /dt	Output rise slew-rate low-side valid only after the toggling of DIR input		0.975	-	2.7	V/µs
dV <sub>fOUTLS</sub> /dt	Output fall slew-rate low-side		2.5	4	8	V/µs
f <sub>pwmmax</sub>	PWM input frequency	-	-	-	11	kHz

<sup>1.</sup> Driven by /ABE or DIS input.

<sup>2.</sup> The slew-rates ( $dV_{OUT}/dt1$ ) are defined by dV (voltage difference 20% - 80% ) divided by the rise-/fall times ( $t_r/t_f$  see Figure 5: Output rise and fall times).







Figure 4. Output delay times (e.g. low-side output)







47/

DocID023416 Rev 6

15/43




Figure 7. Output disable and enable time (DIS Input)

Table 13. Current feedback (CF)

Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
	CF voltage range	$V_S > 6.5 \text{ V}$ , OUTx = 0 A, $T_J = -40 ^{\circ}\text{C}$ ; Current level 2,3,4	0.01	0.05	0.20	٧
V <sub>CF</sub> <sup>(1)</sup>		$V_S > 6.5 \text{ V}, \text{ OUTx} = 250\text{mA}, \text{ T}_J = 130 ^{\circ}\text{C};$ Current level 2,3,4	0.04	0.275	0.5	<b>V</b>
VCF ` ′		$V_S > 6.5 \text{ V, OUTx} = 0.4 \text{ *}$ $I_{clx}$ , $T_J = 130 \text{ °C; Current}$ level 2,3,4	1.71	1.80	1.89	<b>V</b>
		$V_S > 6.5 \text{ V, OUTx} = I_{max},$ $T_J = -40^{\circ}\text{C to } 150^{\circ}\text{C};$ Current level 2,3,4	3.82	4.5	5.18	<b>V</b>
R <sub>CF</sub> <sup>(2)</sup>	CF resistor range	-	-	5.1	-	kΩ
I <sub>OFFSET</sub>	CF offset current	-	-	10	-	μΑ

Measured at a 5.1k resistor between CF and GND (R<sub>CF</sub>). Levels see Table 33 Current Level (CONFIG\_REG).

Note: This signal has an individual error ±5 % in each of the three currents levels, at trimming temperature of 130 °C. Additional an individual error ± 10 % in each of the three current levels over temperature and aging. So the maximum error is of ± 15 % in each of the three current levels. The offset and the gain errors may be different in each current level. The adjustment is done at 130 °C and compensates the error between 0.3 \* Imax to 0.6 \* Imax.

<sup>2.</sup> Defined by design, not tested.

**Table 14. Current limiting** 

Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
I <sub>CL2</sub>   <sup>(1)</sup>	Current limit <sub>2</sub>		4.25	5	5.75	Α
I <sub>CL3</sub>   <sup>(1)</sup>	Current limit <sub>3</sub>	R <sub>CF</sub> = 5.1k	5.6	6.6	7.6	Α
I <sub>CL4</sub>   <sup>(1)</sup>	Current limit <sub>4</sub>		7.3	8.6	9.9	Α
I <sub>HYS2-4</sub>   <sup>(1)</sup>	Current limit hysteresis <sub>1</sub>	-	-5% ICL <sub>2-4</sub>	-	-10% ICL <sub>2-4</sub>	А
t <sub>b</sub>	Blanking time	Guaranteed through scan.	8	11	15	μs
t <sub>trans</sub>	Time between two transient		90	-	130	μs

Programmable current levels see Table 33 Current Level (CONFIG\_REG). Measured using a 5.1k resistor between CF and GND (R<sub>CF</sub>).

Table 15. Over-current detection (8 V <  $V_S$  < 18 V)

Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
II <sub>OC2_LS</sub> I <sup>(1)</sup>	Low side over current threshold <sub>2</sub>	V <sub>DD</sub> = 5 V	4.9	-	8.2	А
I <sub>OC3_LS</sub>   <sup>(1)</sup>	Low side over current threshold <sub>3</sub>	V <sub>DD</sub> = 5 V	6.7	1	11.1	А
I <sub>OC4_LS</sub>   <sup>(1)</sup>	Low side over current threshold <sub>4</sub>	V <sub>DD</sub> = 5 V	8.4	ı	14	А
I <sub>OC2_HS</sub>   <sup>(1)</sup>	High side over current threshold <sub>2</sub>	V <sub>DD</sub> = 5 V	5.5	ı	9.2	А
I <sub>OC3_HS</sub>   <sup>(1)</sup>	High side over current threshold <sub>3</sub>	V <sub>DD</sub> = 5 V	6.9	-	11.5	А
I <sub>OC4_HS</sub>   <sup>(1)</sup>	High side over current threshold <sub>4</sub>	V <sub>DD</sub> = 5 V	8.6	-	14.4	А
I <sub>TRACK-1</sub> <sup>(1)</sup>	Ioc1_LS  -  IcL1_LS	V <sub>DD</sub> = 5 V	0.4	-	5.5	Α
I <sub>TRACK-2</sub> <sup>(1)</sup>	loc2_LS  -  lcL2_LS	V <sub>DD</sub> = 5 V	0.4	-	5.5	Α
I <sub>TRACK-3</sub> <sup>(1)</sup>	loc3_LS  -  lcL3_LS	V <sub>DD</sub> = 5 V	0.4	-	5.5	Α
I <sub>TRACK-4</sub> <sup>(1)</sup>	Ioc4_LS  -  IcL4_LS	V <sub>DD</sub> = 5 V	0.4	-	5.5	Α
t <sub>DF</sub>	Delay time for fault detection	-	1	2		μs
t <sub>DF_off</sub>	Switch-off delay time	-			6	μs
t <sub>DF_del</sub>	Delayed switch-off time	-	20		200	μs

<sup>1.</sup> Programmable current levels see *Table 33* Current Level (CONFIG\_REG).



#### Table 16. Openload detection

If the value of the connected load is below 2.5 k $\Omega$ , no Open Load is detected; if the value of the connected load is more than 50 k $\Omega$ , Open Load is detected.

If the load is in the range between (2.5 ... 50)  $k\Omega$ , the Open Load diagnosis is not reliable.

Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
R <sub>OL</sub>	Openload detection threshold	-	5	-	50	kΩ
t <sub>DIAGOL</sub>	Openload diagnosis enable delay	Guaranteed through scan.	100	-	150	ms
t <sub>DIAGOL1</sub>	Openload diagnosis filter time <sub>1</sub>		2.4	-	3.6	ms
t <sub>DIAGOL2</sub>	Openload diagnosis filter time <sub>2</sub>		200	-	300	μs

#### Table 17. Retest delay

Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
t <sub>delay retest</sub>	Retest delay for failures: SCB, SCG, SCL	Guaranteed through scan.	290	350	410	μs

# 3.6 Temperature dependent current reduction

Table 18. Temperature dependent current reduction

Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
I <sub>L_TSD</sub>	Current limit at T <sub>SD</sub>	-	1.4	2.5	3.6	Α
T <sub>ILR</sub>	Start of temperature dependent current reduction	-	150	165	-	°C
T <sub>SD</sub>	Thermal shut-down	-	175	-	-	°C
T <sub>SD</sub> -T <sub>ILR</sub>	Range of temperature dependent current reduction	-	20	25	30	°C
T <sub>fTSD</sub>	Thermo-shut-down detection filter time	Guaranteed through scan.	6	-	18	μs

Note: see also Figure 16: Temperature dependent current reduction.

# 3.7 Free-wheeling diodes

Table 19. Free-wheel diodes

Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
U <sub>D</sub>	Free-wheeling diode forward voltage	I <sub>OUT</sub> = 3 A	-	-	2	V
T <sub>it</sub> <sup>(1)</sup>	Free-wheeling diode reverse recovery time	-	-	-	100	ns

<sup>1.</sup> Not subject to production test; specified by design.

# 3.8 SPI / logic electrical characteristics

The voltages are referred to ground and currents are assumed positive, when the current flows into the pin. 4.5 V  $\leq$  V<sub>S</sub>  $\leq$  18 V, 4.5 V  $\leq$  V<sub>CC</sub>  $\leq$  5.5 V; all outputs open; T<sub>j</sub> = -40 °C to 150 °C, unless otherwise specified.

Table 20. Inputs: SI, SS, SCK, DIR, DIS and PWM; Output: SO

Symbol	Parameter	Test condition	Min	Тур	Max	Unit	
Inputs: SI,	SS, SCK DIR, PWM						
V <sub>IL</sub>	Input voltage low-level	V <sub>DD</sub> = 5 V	-0.3	-	0.75	V	
V <sub>IH</sub>	Input voltage high-level	V <sub>DD</sub> = 5 V	1.75	-	VDD+0.3	V	
V <sub>IHYS</sub>	Input hysteresis	V <sub>DD</sub> = 5 V	0.2	-	1.0	V	
R <sub>PUin</sub>	Input pull-up resistor	V <sub>DD</sub> = 5 V	50	-	250	kΩ	
I <sub>INx</sub>	PWM, DIR input current	V <sub>INx</sub> > 3.0V	-5	-	5	μA	
C <sub>Slin</sub> <sup>(1)</sup>	SI input capacitance	-	-	-	10	pF	
C <sub>SCKin</sub> <sup>(1)</sup>	SCK input capacitance	-	-	-	10	pF	
C <sub>SSin</sub> <sup>(1)</sup>	SS Input Capacitance	-	-	-	15	pF	
C <sub>DIR,PWMin</sub>	DIR, PWM input capacitance	-	-	-	20	pF	
Input: DIS							
R <sub>DISPU</sub>	Pull-up resistor	0 V < V <sub>DIS</sub> < 2.1 V	10	-	45	kΩ	
I <sub>DISx</sub>	DIS input current	V <sub>DIS</sub> > 3 V	-5	-	5	μA	
C <sub>DIS in</sub> <sup>(1)</sup>	DIS input capacitance	-	-	-	20	pF	
tDIS	DIS pulse width	-	0.5	1	1.5	μs	
Input pin di	isturbance (SI, SS, SCK DIR, F	PWM,DIS)					
ΔVx_HL	Change of $V_{IH}$ and $V_{IL}$ during inverse current on $V_S$	Net subjected to test in	-0.1	-	0.1	V	
ΔISx	Change of input current of SPI input pins during inverse current on VS	Not subjected to test in production.	-100	-	100	μΑ	
Output: SO							
V <sub>SOL</sub>	Output voltage low level	I <sub>OL</sub> = 2 mA,	0	-	0.4	V	
$V_{SOH}$	Output voltage high level	I <sub>OH</sub> = -2 mA	VDD-0.5	-	VDD	V	
SR <sub>SO</sub> <sup>(1)</sup>	Slew rate	C <sub>LOAD</sub> = 200 pF	0.3	-	0.6	V/ns	
I <sub>SOLK</sub>	Tristate leakage current	$V_{SS} = V_{DD}$	-10	-	10	μA	
C <sub>SO out</sub> <sup>(1)</sup>	SO output capacitance	-	-	-	10	pF	
	disturbance (SO)	'			,		
$\Delta I_{SOLK}$	Change of I <sub>SOLK</sub> during inverse Current on VS	-	-100	-	100	μA	

<sup>1.</sup> Not measured in production test. Parameter guaranteed by design.




DocID023416 Rev 6

19/43

**Table 21. Dynamic characteristics** 

Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
t <sub>cyc</sub>	Cycle time	-	490	-	-	ns
t <sub>lead</sub>	Enable lead time	-	300	-	-	ns
t <sub>lag</sub>	Enable lag time	-	150	-	-	ns
		SCK = 2 V; SO = 0.2 V; C <sub>L</sub> = 40 pF	40	-	-	ns
$t_{v}$	Data valid	SCK = 2 V; SO = 0.2 V; C <sub>L</sub> = 200 pF	150	-	-	ns
		SCK = 2 V; SO = 0.2 V; C <sub>L</sub> = 350 pF	230	-	-	ns
t <sub>su</sub>	Data setup time	-	40	-	-	ns
t <sub>h</sub>	Data hold time	-	40	-	-	ns
t <sub>dis</sub>	Disable time	-	0	-	100	ns
t <sub>dt</sub>	Transfer delay	-	300	-	-	ns
t <sub>dld</sub>	Disable lead time	-	250	-	-	ns
t <sub>dlg</sub>	Disable lag time	-	250	-	-	ns
t <sub>acc</sub>	Access time	-	8.35	-	-	μs

Figure 8. SPI timing information



## 4 Application information

### 4.1 Power stage switching behavior

The L9959 output stages can either be controlled by the pins PWM and DIR or by their corresponding SPI registers (SPWM and SDIR: see *Table 32: Configuration register (CONFIG\_REG)*). The SPI bit MUX in the configuration register (CONFIG\_REG) determines this. If the power stages are disabled by /ABE or DIS, this bit is reset and the pins PWM and DIR control the outputs.

The active free-wheeling, in which the body diode is actively shorted by its associated Power-MOS, can be disabled by the bit FW in the configuration register. By default, active free-wheeling is enabled.

The device minimizes electro-magnetic emission by switching the high-side and low-side drivers in a special sequence. Two cases are distinguished: The PWM-mode, during which the current direction does not change and the direction switch using the DIR, which changes the current direction (see *Figure 9*, *Figure 11* and *Figure 12*).

### 4.1.1 PWM mode (same current direction)

The PWM input pin switches the high-/low-side output of the half-bridge, which is selected by the DIR pin. DIR = '0': OUT1 is switched, DIR = '1': OUT2 is switched.

PWM = '0': Switched low-side is on, PWM = '1': Switched high-side is on.




Figure 9. PWM mode current flow

VoutH DIR= 0 ; PWM = 1 DIR= 0 ; PWM = 0 DIR= 0 ; PWM = 1

OUT<sub>1</sub>

VoutL

-V<sub>D</sub>

GAPGPS00647

Figure 10. PWM mode output voltage

During PWM mode the high-side (e.g. *Figure 9* HS1) output is switched off with a slow slew rate until it is off and the low-side body-diode has taken over the entire current. Then the associated low-side transistor (e.g. *Figure 9* LS1) is turned on with a fast slope to reduce the voltage across the device and to minimize the power.

The output is pulled to high voltage, by first turning off the low-side driver with a fast slew rate and, after it is off, the high-side driver is switched on by a slow one (e.g. *Figure 9* LS1, HS1).

This assures, that the voltage and current change over the body diode is done smoothly, reducing the electromagnetic emission.






Figure 11. DIR-change (current is changing its direction)





47/




Figure 13. DIR-change output voltage

The first part of the sequence is identical to the PWM-mode (s.a.). After this has been finished and the associated low-side driver is on (e.g. *Figure 11* LS1), in phase 1 the other low-side driver is turned on (e.g *Figure 11* LS2). Then in phase 2 the low-side output of OUT2 is switched-off slowly and the current through the load is taken over by the body-diode of the high-side (e.g. *Figure 12* HS2). Depending on the inductance of the load, the current vanishes more or less quickly. After the low-side driver is turned off, the high-side is switched on with a slow slew-rate.

This assures, that direction switch occurs while the current over the load has vanished, which reduces the electromagnetic emission.

## 4.2 Protection and monitoring

All errors are confirmed after their occurrence by accessing the error condition after time  $td_{elay\_retest}$  a second time. Only after the error is confirmed it is entered into the diagnosis register 1 (DIA\_REG1), and the device is disabled and no further diagnosis is run. The device can be enabled again by following actions: Power-on reset, disabling or enabling the device using the pins /ABE or DIS (e.g. disabling - enabling sequence). The diagnosis registers can be cleared by sending a reset command by SPI (STATCON\_REG) to either diagnosis register 1 (DIA\_REG1) or 2 (DIA\_REG2). The bit1 (Reset) of the CONFIG\_REG if forced to zero is resetting both the device registers configuration and diagnosis registers to default but is not able to restart the device. In order to restart IC is necessary to force a transition LOW/HIGH/LOW on DIS pin or a transition HIGH/LOW/HIGH on /ABE pin.

The errors in the diagnosis register 1 (DIA\_REG1) are transferred to the diagnosis register 2 by setting the bit DIACLR1 in the status and configuration register (STATCON\_REG) or by using the enabling -disabling sequence on /ABE or DIS. This will also clear the diagnosis register 1.



DocID023416 Rev 6

23/43

#### 4.2.1 Current feedback

A feedback current signal is provided at pin CF (Current Feedback). This current is proportional to the current in the H-Bridge, but does not change its direction. It is measured in the low-side transistor, which is not switched by PWM. This is determined by the input DIR or the SDIR register respectively. Therefore, the direction of the current can be seen from this direction signal. Whenever the current direction changes, the current feedback signal is blanked. In *Table 13: Current feedback (CF)* the CF behavior over an external resistor of 5.1k Ohm is specified. The current out of CF consists of a static offset current and a current proportional to the current in the select low-side transistor. The voltage at pin CF scales with the resistor at this pin.




Figure 14 Current Feedback and Current Limiting shows the current feedback in case the OUT1 is controlled by PWM (DIR = 0). In this case, the current is measured through low-side 2. If the direction is inverted, the current is measured through low-side 1.

#### 4.2.2 Current limitation

The H-Bridge output current can be limited to three different values (see *Table 14: Current limiting*). If the current reaches the current limiting threshold ICL, the output driver is switched off after the blanking time  $t_b$ , and switched on again after the current dropped below the lower current limit hysteresis threshold ( $I_{CL} - I_{HYS}$ ). The current limiting thresholds can be adjusted using the resistor at pin CF. The values in *Table 14* refer to a 5.1k Ohm external resistor. The current limiting threshold can be calculated by  $(4.5\text{V/R}_{CF} - I_{OFFSET})^*$  ( $I_{CLx}^*5.1\text{k/4.45V}$ ) from *Table 14* and  $I_{OFFSET}=10\mu\text{A}$  (typical).  $R_{CF}$  is the resistor used at pin CF. The overcurrent threshold is not changed by RCF (see *Table 15*). The current limitation is active as long as the output driver is switched on. The current limitation is also active during free-wheeling. The information that the device is in current limitation is stored in the diagnosis register 2 (DIA\_REG2).




Figure 15. Current limitation

#### 4.2.3 Temperature dependent current reduction

If the device reaches the temperature TILR, the current will be reduced (see Figure 16: Temperature dependent current reduction). If the temperature reaches the temperature shutdown threshold, the outputs are switched off. The current limitation information is written into the diagnosis register 2 (DIA\_REG2).




Figure 16. Temperature dependent current reduction

#### 4.2.4 Short to battery (SCB) and short to Ground (SCG)

While the power stages are on, the current through them is monitored. If the output current reaches the current limit IL, the output is switched off after the blanking time th. In case the current reaches the limit I<sub>OC</sub> during this time, a short to battery (SCB) on low-sides or a short to ground (SCG) on high-sides is diagnosed, the affected output driver is switched off immediately, the not affected one after the time t<sub>DF del</sub>. In order to confirm this error, the outputs are turned on again. Only if the error is then again detected, it is entered into the diagnosis register (DIA\_REG1) and the device is disabled. Otherwise, the event is disregarded.




Figure 17. Current limiting and short circuit

The three different over-current limits are related to the programmable current limitation, which can be programmed into the SPI register (*Table 32: Configuration register* (*CONFIG\_REG*)). The over-current limits are independent of the resistor at pin CF.

### 4.2.5 Short circuit over load (SCL)

Short circuit over load (SCL) is diagnosed by a retest sequence after a short to battery (SCB) or a short to ground (SCG) has been detected and confirmed by a retry on the switched-on high-side and low-side driver. Then after the time t<sub>SCLretest</sub>, the opposite driver is switched off (i.e. the high-side in case of a short to battery on the low-side and vice versa). If the failure then disappears, a short over load (SCL) is detected.

The error is only entered into the diagnosis register and the device is disabled, if it is confirmed.

#### **4.2.6** Open load (OL)

Open load can either be detected in active mode or while the output drivers are in tri-state condition, disabled by DIS or /ABE. Open load in active mode is enabled using the OLDA in the configuration register (CONFIG\_REG).

#### Open load in active mode

The open load condition can only be diagnosed if an inductive load is used. In normal operation, the output free wheels via the built-in diodes below ground, if the high-side output driver is switched-off. If the output does not go below ground, an open load is detected.

#### Open load in inactive mode

In inactive mode the open load condition is detected by applying a pull-down current ( $I_{PD}$ ) to both outputs. A pull-up current is generated at one output to compensate these two output currents. If the pull-up current is in the range of one pull-down current, an open load is diagnosed. If the load is connected, the pull up current is in the range of the sum of both pull-down currents. An open load is detected, if the load resistance is above the open load resistance threshold, no open load is detected, if it is below this threshold ( $R_{OL}$ ). After the outputs are disabled, it takes the time  $t_{DIAGOL}$  until the open load diagnostic can be enabled. The open load settling time to reach the correct pull up current is  $t_{diagOL1}$ , the open load filter time is  $t_{diagOL2}$ .

### 4.3 VS-undervoltage

VS is monitored for under-voltage. If VS goes below the VS-undervoltage threshold, the outputs are switched to tristate after the time  $t_{\text{FUV}}$ .

### 4.4 Inverse current at V<sub>S</sub>

An inverse current of maximum 5 A, which decreases during a period of max 250 ms out of the device at VS does not lead to any destruction. After the exposure to such an inverse current the device returns to the specified functionality.

### 4.5 /ABE pin

/ABE (Ability/Enable) is a bidirectional pin, with an open-drain output. In normal operating condition, this pin is pulled up by an external resistor. If /ABE is set to low, the outputs enter tristate mode.

/ABE can be used to switch off the outputs quickly by an external signal. It is especially possible to connect the /ABE pins of several devices together, so all of them can be disabled in case one detects an error, which is flagged by the /ABE-pin.

#### 4.6 VDD-monitor

 $V_{DD}$  is monitored for under- and over-voltage referenced to  $GND_{ABE}.$  If  $V_{DD}$  goes below  $V_{DD\_THL}$  or above  $V_{DD\_THH},$  /ABE is pulled to low and the outputs enter tristate mode after the time  $t_{FIL\_OFF}.$  The VDD-monitoring state is stored into the status and control register (STACON\_REG). If VDD increases above  $V_{DD\_THL},$  /ABE is pulled to high after the filter time  $t_{FIL\_ON}.$  The SPI remains functional as long as  $V_{DD}$  is above the power-on reset threshold.

The behavior of the pin /ABE and the output stages after VDD goes below VDD\_THH from VDD-overvoltage is determined by bit CONFIG 0 in the status and configuration register (STATCON):

CONFIG0 = 1: /ABE is latched and the outputs remain in tristate

CONFIG0 = 0: /ABE goes to inactive and the output stages are enabled after the filtering time  $t_{FIL\_ON}$ .

### 4.7 VDD-monitor test

VDD-Monitor blocks can be tested in the application via SPI. During this test, the output stages are still switched off in case of over- and under-voltage.

#### Upper threshold

The over-voltage threshold can be reduced using the configuration registers 1 and 2 (CONFIG1 and CONFIG2) in the status and control register (STACON\_REG) to V<sub>TEST\_THH</sub> (see T*Table 34: Status and configuration register (STATCON\_REG)*). Since V<sub>TEST\_THH</sub> is below the normal VDD voltage, the status bit STATUS0 shows a VDD overvoltage.



DocID023416 Rev 6

#### Lower threshold

The under-voltage threshold can be increased to  $V_{TEST\_THL}$  using CONFIG1 and CONFIG2 in the STATCON register. Since the VDD voltage is below  $V_{TEST\_THL}$ , the resulting VDD-undervoltage resets STATUS0.

After leaving the VDD-monitor test mode, the bits in the STACON register return to their normal state.

#### 4.8 Power-on reset

At power-on, while VDD increases, the internal registers are cleared and the outputs are set to tristate at the reset-active voltage  $V_{DDRES}$ . Above the power-on reset threshold  $V_{DDPOR}$  the device starts to operate after the time  $t_{POR}$ . If VDD drops below  $V_{DDPOR}$ , the device enters its reset state, i.e. all internal registers are cleared and the outputs are set to tristate.

Table 22. Device states with respect to supply voltage

V <sub>S</sub> [V]	V <sub>DD</sub> [V]	Functional state
28 – 40	0 – 18	No damage to the device, no functional behavior guaranteed
4.5 – 6.5	4.5 – 5.5	Device functional, Current Feedback accuracy reduced
6.5 – 28	4.5 – 5.5	Device functional
4.5 – 28	4.0 – 4.5 5.5 - 18	Device functional, but power-outputs tristate by VDD-monitor, /ABE pulled to low, SPI functional
0 - 4.5 4.5 - 28	VDD <sub>POR</sub> – 4.5	Device in reset mode, SPI functional, power-outputs tristate, /ABE pulled to low
0 – 4.5 4.5 – 28	2.5 - VDD <sub>POR</sub>	Device in reset mode, SPI reset, power-outputs tristate, /ABE tristate
0 – 4.5	4.5 – 5.5	Device functional, outputs are tristate by Vs-undervoltage
0 – 4.5	4.0 – 4.5 5.5 - 18	Device functional, outputs are tristate by Vs-undervoltage and VDD-monitor, /ABE pulled to low

Note:

All voltages are nominal. Please refer to Section 3: Electrical specifications for their specified values.

## 5 SPI functional description

### 5.1 General description

The SPI communication is based on a Serial Peripheral Interface structure using SS (SPI Select), SI (Serial Data In), SO (Serial Data Out) and SCK (Serial Clock) signal lines. The first data at pin SI is latched into the device with the first falling edge of the clock SCK after the clock has changed from low to high, which is the second edge after SPI-Select has been pulled to low. Therefore the  $\mu$ C protocol is according to CPOL = 0 and CPHA = 1 (see Figure 8: SPI timing information).

### 5.1.1 SPI select (SS)

The SS input pin is used to select the serial interface of this device. When SS is high, the output pin (SO) is in high impedance state. A low signal starts the serial communication. A communication frame is the time between the falling edge of SS and its rising edge.

#### 5.1.2 Serial data In (SI)

The SI input pin is used to transfer data serially into the device. The data applied to the SI is sampled at the falling edge of the SCK signal.

### 5.1.3 Serial clock (SCK)

The Data Input (SI) is latched at the falling edge of Serial Clock SCK. Data on Serial Data Out (SO) is shifted out at the rising edge of the serial clock (SCK). The serial clock SCK must be active only during a frame (SS low).

### 5.1.4 Serial out (SO)

The content of the selected status or control register is transferred out of the device using the SO pin on the rising edge of SCK. Each subsequent rising edge of the SCK will shift the next bit out.

#### 5.1.5 SPI communication flow

The SPI communication is started by sending an SPI instruction to the device beginning with the MSB. The first two bits of this instruction are used as a device identifier (see *Table 23: SPI instruction byte*). Whether the transfer is a read or a write access is determined by the SPI command (see *Table 25: Command overview*). The SPI data is transmitted from the device at the same time as the data is received, although on different SCK edges. While the 8-bit instruction is sent, the device responds with the check byte. Since the first two bits of the instruction are used as a device identifier, the first two bits of the check byte are tristate. This avoids bus conflicts on the SO line. During a write access, the 8-bit data byte is received after the instruction byte. The device responds with 00<sub>H</sub>. In a read cycle the device sends the 8-bit data, while the receive data bits are ignored (see *Figure 18: Write access* and *Figure 19: Read access*). If an invalid instruction is detected, the register of the device are not modified and the data byte FF<sub>H</sub> is transmitted instead of the data or 00<sub>H</sub> respectively. The bit TRANS\_F in the check byte is set in case of an invalid instruction and transmitted during the next SPI-access. An instruction is invalid, if an unused instruction code is



DocID023416 Rev 6

detected, the previous transmission has not been completed or the number of clocks is not equal to 16.







Figure 19. Read access



# 5.2 SPI-instruction

Table 23. SPI instruction byte

Bit	7	6	5	4	3	2	1	0		
Name	CPAD1	CPAD0	INST<5>	INST<4>	INST<3>	INST<2>	INST<1>	INST<0>		
Bit	Name	Content	Content							
7	CPAD1	Chip Addres	Chip Address: 0							
6	CPAD0	Chip Addres	ss: 0							
5	INST<5>	Read/Write:	Read/Write: Read: 0 Write: 1							
4:0	INST<4:0>	SPI Instructi	on							

### Table 24. Check byte

Bit	7	6	5	4	3	2	1	0	
Name	Tristate	Tristate	1	0	1	0	1	TRANS_F	
Bit	Name	Content	Content						
7:6	Tristate	Tristate							
6:1		Fix Content:	Fix Content: 10101						
0	TRANS_F	Transfer-Fai	Transfer-Failure						

# 5.3 Device register map

**Table 25. Command overview** 

Command	INST<5:0>	Content
RD_ID	00_0100	Read Device ID
RD_REV	00_0110	Read Device Revision
RD_DIA1	01_0000	Read Diagnostic Information Register 1
RD_DIA2	01_1000	Read Diagnostic Information Register 2
RD_CONFIG	00_1000	Read Configuration
RD_STATCON	00_1100	Read VDD Monitoring Status
RD_SPECIAL	00_1110	Read information from SPECIAL
WR_DIA1	11_0000	Write to Diagnostic Information Register 1
WR_DIA2	11_1000	Write to Diagnostic Information Register 2
WR_CONFIG	10_1000	Write Configuration
WR_STATCON	10_1100	Write VDD Monitoring Status
WR_SPECIAL	10_1110	Write information to SPECIAL
All Other	-	Invalid Command: TRANS_F: 1

# 5.4 SPI - control and status registers

### Table 26. Device identifier (ID)

Bit	7	6	5	4	3	2	1	0		
Name	ID<7>	ID<6>	ID<5>	ID<4>	ID<3>	ID<2>	ID<1>	ID<0>		
Bit	Name	Content	Content							
7:0	ID<7:0>	Device ID: D	Device ID: DFH							

### Table 27. Revision register (REV)

Bit	7	6	5	4	3	2	1	0		
Name	SWR<3>	SWR<2>	SWR<1>	SWR<0>	MSR<3>	MSR<2>	MSR<1>	MSR<0>		
Bit	Name	Content	Content							
7:4	SWR<3:0>	Software Re	Software Revision: 0H							
3:0	MSR<3:0>	Mask Set Re	evision: 03H							

### Table 28. DIA\_REG1

Bit	7	6	5	4	3	2	1	0
Name	/ABE / DIS	ОТ	Res	Res	DIA21	DIA20	DIA11	DIA10
Bit	Name	Content						
7	/ABE / DIS	Disable: 0, if	f /ABE = 0 or	DIS = 1				
6	ОТ	Over tempe	rature					
5:4	Reserved	0						
3	DIA21							
2	DIA20	Diagnose Bi	its ( <i>Table 29:</i>	Diagnosis hi	to (DIA DEC	1))		
1	DIA11	Diagnose Bi	its (Table 29.	Diagnosis bi	is (DIA_NEG	'/)		
0	DIA10							
Reset <sup>(5.4.</sup>	7	6	5	4	3	2	1	0
POR	Х	1	1	1	1	1	1	1
SPIR	Х	1	Х	Х	1	1	1	1
ENDISR	Х	1	Х	Х	1	1	1	1
RDR	Х	Х	Х	Х	Х	Х	Х	Х
DIACLR1	Х	1	Х	Х	1	1	1	1

Table 29. Diagnosis bits (DIA\_REG1)

DIA21	DIA20	DIA11	DIA10	Description	Remark
0	0	0	1	Short Circuit to Ground at OUT1 (SCG1)	Latched
0	0	1	0	Short Circuit to Ground at OUT2 (SCG2)	Latched
0	1	0	1	Short Circuit to Battery at OUT1 (SCB1)	Latched
0	1	1	0	Short Circuit to Battery at OUT2 (SCB2)	Latched
0	1	1	1	Short Circuit over Load (SCL)	Latched
1	0	0	0	Short Circuit to Battery at Disabled Output	Latched
1	0	0	1	Short Circuit to Ground at Disabled Output	Latched
1	0	1	0	Open Load at disabled or active Output (OL)	Latched
1	1	0	1	Under Voltage at VS	Not Latched
1	1	1	1	No Failure	-

Reading this register does not reset the bits. Writing STACON\_REG.DIACLR1 = 0 transfers all latched errors to DIA\_REG2 and resets DIA\_REG1 afterwards, if there is no VS-undervoltage.

Table 30. Diagnosis register 2 (DIA\_REG2)

Bit	7	6	5	4	3	2	1	0			
Name	CurrRed	CurrLim	ОТ	Res	DIA21	DIA20	DIA11	DIA10			
Bit	Name	Content									
7	CurrRed		Current Reduction: 0, if temperature dependent current reduction is active This information bit is reset after each read access								
6	CurrLim	Current Limitread access		urrent limitati	on is active T	his information	on bit is reset	after each			
5	ОТ	Over tempe	rature								
4	Reserved	0									
3	DIA21										
2	DIA20	Diognosis P	ita (aga Tahk	21: Diagna	nia hita (DIA	DEC21					
1	DIA11	Diagnosis B	its (see Table	31. Diagnos	sis bits (DIA_	REG2))					
0	DIA10										
Reset <sup>(</sup> 5.4.	7	6	5	4	3	2	1	0			
POR	1	1	1	0	1	1	1	1			
SPIR	1	1	1	Х	1	1	1	1			
ENDISR	1	1	Х	Х	Х	Х	Х	Х			
RDR	1	1	Х	Х	Х	Х	Х	Х			
DIACLR2	1	1	1	Х	1	1	1	1			



Table 31. Diagnosis bits (DIA\_REG2)

DIA21	DIA20	DIA11	DIA10	Description	Remark
0	0	0	1	Short Circuit to Ground at OUT1 (SCG1)	Latched
0	0	1	0	Short Circuit to Ground at OUT2 (SCG2)	Latched
0	1	0	1	Short Circuit to Battery at OUT1 (SCB1)	Latched
0	1	1	0	Short Circuit to Battery at OUT2 (SCB2)	Latched
0	1	1	1	Short Circuit over Load (SCL)	Latched
1	0	0	0	Short Circuit to Battery at Disabled Output	Latched
1	0	0	1	Short Circuit to Ground at Disabled Output	Latched
1	0	1	0	Open Load at disabled or active Output (OL)	Latched
1	1	1	1	No Failure	-

Table 32. Configuration register (CONFIG\_REG)

Bit	7	6	5	4	3	2	1	0			
Name	FW	MUX	SPWM	SDIR	CL1	CL2	RESET	OLDA			
Ivairie	ΓVV	IVIOA	SF VVIVI	SDIK	CLI	GLZ	RESET	OLDA			
Bit	Name	Content	Content								
7	FW	Free-Wheel	Free-Wheeling: 0: FW via Body Diode; 1: FW with active short of Body Diode								
6	MUX	Multiplex Bit	: 0: control by	y bits SPWM	and SDIR; 1:	: Control by i	nputs PWM a	ind DIR			
5	SDIR	Direction: Sa	ame as input	DIR							
4	SPWM	PWM: Same	as input PW	/M							
3	CL1	Soo Toble 2	2 7 11 00 0 11 1/001/5/0 050)								
2	CL2	See Table 3	See Table 33: Current Level (CONFIG_REG).								
1	RESET	Reset: 0: Re	eset of device	configuratio	n to default; 1	I: No change					
0	OLDA	Open-Load	Diagnosis in	active mode:	1: OLD on; 0	): OLD off					
Reset <sup>(5.4.</sup>	7	6	5	4	3	2	1	0			
POR	1	1	1	1	1	0	1	0			
SPIR	1	1	1	1	1	0	1	0			
ENDISR	Х	Х	Х	Х	Х	Х	1	Х			
DISR	Х	1	1	1	Х	Х	1	Х			
RDR	Х	Х	Х	Х	Х	Х	1	Х			

Only the bit 'RESET' in this register can be written, all other bits are 'read-only'

Table 33. Current Level (CONFIG\_REG)

CL1	CL2	Current Level	Typical Current
0	0	No Change	No Change
0	1	2	5.0 A
1	0	3 (default value)	6.6 A
1	1	4	8.6 A

Table 34. Status and configuration register (STATCON\_REG)

Bit	7	6	5	4	3	2	1	0				
Name	CONFIG2	CONFIG1	CONFIG0	DIACLR2	DIACLR1	STATUS2	STATUS1	STATUS0				
Bit	Name	Content	Content									
7	CONFIG2	VDD Test Th	VDD Test Threshold: 0: VDD Threshold Test is on 1: VDD Threshold test is off									
6	CONFIG1	VDD Test Th lowered	VDD Test Threshold 1:Lower VDD Test Threshold is lifted 0:Upper VDD Test Threshold is lowered									
5	CONFIG0	VDD Over-V	oltage Latch	: 0: Latch is c	disabled 1: La	atch is enable	ed					
4	DIACLR2	Reset DIA_I returns "1.)	REG2: 0: Res	set errors in [	DIA_REG2 1:	No action (R	Reading this b	oit always				
3	DIACLR1	0: All latched	Transfer Errors:  0: All latched errors of DIA_REG1 are transferred to DIA_REG2. DIA21,DIA20, DIA11, DIA10are set to "1111". During VS-Undervoltage DIACLR1 is disabled 1: No action (Reading this bit always returns "1.)									
2	STATUS2	Logic Level	at Pin /ABE									
1	STATUS1	VDD Under-	Voltage: 0: U	Inder-Voltage	: 1: No Under	-Voltage						
0	STATUS0	1: No Over-\ This informa	VDD Over-Voltage: 0: Over-Voltage 1: No Over-Voltage This information is not reset during VS-Undervoltage. It will be reset by CONFIG0, SPI reset or internal VDD reset									
Reset <sup>(5.4.1)</sup>	7	6	5	4	3	2	1	0				
POR	1	1	0	1	1	Х	1	1				
SPIR	1	1	0	1	1	1	1	1				
ENDISR	Х	Х	Х	1	1	1	1	1				
DISR	Х	Х	Х	1	1	1	1	1				
RDR	Х	Х	Х	1	1	1	1	1				

Only the bits 'CONFIG' and 'DIACLR' in this register can be written, all other bits are 'read-only'

47/

## Table 35. Special register (SPECIAL\_REG)

Bit	7	6	5	4	3	2	1	0
Name		Not specified	I	OLDAFILT ER	Not specified	SR	Not specified	SPRCSPE C

#### Controller access:

write-access: WR\_SPECIAL read-access: RD\_SPECIAL

Bit	Name	Content									
7	Not specified	-									
6	Not specified	-									
5	Not specified	-									
4	OLDAFILT ER		in on detecte in on detecte		-						
3	Not specified	-	-								
2	SR		1: fast slew rate 0: slow slew rate								
1	Not specified	-	-								
0	SPRCSPE C	0: spread spec	1: spread spectrum = active 0: spread spectrum = disabled Spread spectrum = active provides the internal state machine with slightly jittering clock. Spread spectrum = disabled. The internal state machine runs with constant clock frequency.								
Reset (5.4.1)	7	6	5	4	3	2	1	0			
POR	0	1	0	1	1	0	0	1			
SPIR	0	1	0	1	1	0	0	1			
ENDISR	Х	Х	Х	Х	Х	Х	Х	Х			
DISR	Х	Х	Х	Х	Х	Х	Х	Х			
RDR	Х	Х	X	Х	Х	Х	Х	X			

#### 5.4.1 Reset sources

- POR: Reset due to a VDD power up on VDD (Power-Up Reset)
- ENDISR: Reset caused by an enable or disable of the power stages (DIS or /ABE edge triggered) (Enable-/Disable Reset)
- DISR: Reset caused by disabling the power stages (DIS or /ABE level triggered)
   (Disable power stage reset)

#### 5.4.2 Configuration registers reset sources

- POR: Reset due to a VDD power up on VDD (Power-Up Reset)
- SPIR: Reset by setting bit RESET in the configuration register (CONFIG\_REG) (SPIReset)
- RDIR: Reset caused by a read access to the corresponding register (Read Register)
- DIACLR1: Reset by setting bit DIACLR1 in the Status and Configuration Register STATCON (Diagnosis Reset 1)
- DIACLR2: Reset by setting bit DIACLR2 in the Status and Configuration Register STATCON (Diagnosis Reset 2)



DocID023416 Rev 6

Application circuit L9959S, L9959T

# 6 Application circuit




Figure 20. Application circuit


L9959S, L9959T **Package information** 


#### **Package information** 7

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: www.st.com.

ECOPACK® is an ST trademark.


Figure 21. PowerSSO24 mechanical data and package dimensions






- (2) No intrusion allowed inwards the leads.
  (3) Flash or bleeds on exposed die pad shall not exceed 0.4 mm per side (4) Va riation for small window leadframe option.

**OUTLINE AND MECHANICAL DATA** 



PowerSSO24 (Exposed pad down)



DocID023416 Rev 6 39/43 Package information L9959S, L9959T

Figure 22. PowerSSO36 mechanical data and package dimensions

DIM.		mm			inch		
	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	OUTLINE AND
Α	2.15		2.45	0.084		0.0965	MECHANICAL DATA
A2	2.15		2.35	0.084		0.0925	WILCHANICAL DATA
a1	0		0.10	0		0.004	
b	0.18		0.36	0.007		0.014	
С	0.23		0.32	0.009		0.012	
D (1)	10.10		10.50	0.398		0.413	
E (1)	7.4		7.6	0.291		0.299	
e		0.5			0.019		
e3		8.5			0.335		and the state of t
F		2.3			0.090		Contract of the Contract of th
G		2.0	0.10		0.000	0.004	
Н	10.10		10.50	0.398		0.413	
h	10.10		0.40	0.000		0.016	
k	0°		8°	0°		8°	
L	0.55		0.85	0.0217		0.0335	
M	0.00	4.3	0.00	3.02.17	0.169	3.0000	N. Sallaman
N			10°		300	10°	
0	1	1.2	<u> </u>		0.047		
Q	1	0.8	1		0.031		
S	1	2.9	1		0.114		
T	1	3.65	1		0.144		
U		1.0			0.039		
Χ							PowerSSO36
Υ		Se	ee variat	ions tai	oie		(slug-down)
		snali not e	exceed 0.1	5 mm pe	side(U.U	06")	
		snall not e	exceed U.	5 mm pe	Side(0.0	(	
V V V		C LEAD CO			T Side (U.U	(F)	To and along the Color of the C
A A 24 A		C LEAD CO	JPLANARITY		Ċ	x x	The second of th

L9959S, L9959T Revision history

# 8 Revision history

**Table 36. Document revision history** 

Date	Revision	Changes
06-Jul-2012	1	Initial release.
13-Sep-2012	2	Updated Features and Description on page 1.
17-Dec 2012	3	Updated <i>Table 12: Power output switching times (8 V &lt; VS &lt; 18 V)</i> : changed limits for DovoutHS/dt (2.8 - 8) V/µs.  Updated <i>Table 13: Current feedback (CF)</i> : changed LSL for CF voltage range to 0.03V for VS > 6.5 V, OUTx = 0 A, TJ = -40 °C; Current level 2,3,4.  Updated <i>Table 9, 12, 14, 16, 17</i> and <i>18</i> : added "Guaranteed through scan " for the following filters: t <sub>b</sub> , t <sub>trans</sub> , t <sub>d</sub> dis, t <sub>d</sub> pwon, t <sub>d</sub> en, t <sub>FIL_OFF</sub> , t <sub>FIL_ON</sub> , t <sub>delay retest</sub> , t <sub>DIAGOL</sub> , t <sub>DIAGOL1</sub> , t <sub>DIAGOL2</sub> .  Updated <i>Table 9</i> added limits for //ABE input pulldown current in range 0V < VABE < 1.5V .  Updated <i>Table 20</i> : Input pin disturbances, added " Not tested in production".
31-May-2013	4	Modified limits for Tdelay_retest [LSL =290μs, 410μs] at page 18.  Modified bit #4 and #5 in DIA_REG at page 28.  Changed note for BIT6 in STATCON_REG register at page 35.  Changed in table 25 at pag.31 addresses for RD_SPECIAL / WR_SPECIAL.  Added Section 6: Application circuit on page 38.  Updated Table 15 with Tracking limits between Overcurrent and Current limitation.  Modified pin names on Figure 3: PSSO36 pin connection (top view) and adde notes in the Table 3: L9959T (Two H-Bridge drivers in one package) pinout  Modified limit for parameter "V <sub>S</sub> current consumption in passive mode" to: (0, 2.5mA) in the Table 7: Supply.  New limits for Tdis parameter: (0, 100ns) in the Table 21: Dynamic characteristics.  Modified Section 4.2: Protection and monitoring.  Modified Section 5.4.1: Reset sources and added new Section 5.4.2: Configuration registers reset sources.

Revision history L9959S, L9959T

Table 36. Document revision history (continued)

Date	Revision	Changes
26-Jun-2013	5	Corrected detailed pin names in function of die for psso36: Figure 3 on page 7 and Table 3 on page 9. Added LSL and USL in Table 12 for dVfOUTLS/dt Output fall slew-rate low-side. Limts are set at (2.5 , 8) V/ $\mu$ s. Table 13 modifed LSL at 10 mV for Current Feedback range for Vs > 6.5 V, OUTx = 0 A, T $_{\rm J}$ = -40 °C; Current level 2,3,4. Modified RL_OL_MIN at 5Kohm in Table 16 on page 18'. Renamed I_DISPU to R_DISPU and set new limits (10 - 45 Kohm) in Table 20 on page 19. Modifed hysteresis range in Figure 15 on page 25. Corrected Figure 20: Application circuit on page 38.
16-Sept-2013	6	Updated Disclaimer

#### Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

ST PRODUCTS ARE NOT DESIGNED OR AUTHORIZED FOR USE IN: (A) SAFETY CRITICAL APPLICATIONS SUCH AS LIFE SUPPORTING, ACTIVE IMPLANTED DEVICES OR SYSTEMS WITH PRODUCT FUNCTIONAL SAFETY REQUIREMENTS; (B) AERONAUTIC APPLICATIONS; (C) AUTOMOTIVE APPLICATIONS OR ENVIRONMENTS, AND/OR (D) AEROSPACE APPLICATIONS OR ENVIRONMENTS. WHERE ST PRODUCTS ARE NOT DESIGNED FOR SUCH USE, THE PURCHASER SHALL USE PRODUCTS AT PURCHASER'S SOLE RISK, EVEN IF ST HAS BEEN INFORMED IN WRITING OF SUCH USAGE, UNLESS A PRODUCT IS EXPRESSLY DESIGNATED BY ST AS BEING INTENDED FOR "AUTOMOTIVE, AUTOMOTIVE SAFETY OR MEDICAL" INDUSTRY DOMAINS ACCORDING TO ST PRODUCT DESIGN SPECIFICATIONS. PRODUCTS FORMALLY ESCC, QML OR JAN QUALIFIED ARE DEEMED SUITABLE FOR USE IN AEROSPACE BY THE CORRESPONDING GOVERNMENTAL AGENCY.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2013 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com



DocID023416 Rev 6

43/43