# **ON Semiconductor**

# Is Now



To learn more about onsemi™, please visit our website at www.onsemi.com

onsemi and ONSEMI. and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/ or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use onsemi products for any such unintended or unauthorized application,

# **Power MOSFET**

# 40 V, 2.3 m $\Omega$ , 185 A, Single N-Channel

#### **Features**

- Small Footprint (5x6 mm) for Compact Design
- Low R<sub>DS(on)</sub> to Minimize Conduction Losses
- Low Q<sub>G</sub> and Capacitance to Minimize Driver Losses
- NVMFS5830NLWF Wettable Flanks Product
- AEC-Q101 Qualified and PPAP Capable
- These Devices are Pb-Free and are RoHS Compliant

## MAXIMUM RATINGS (T<sub>J</sub> = 25°C unless otherwise noted)

| Parameter   |                                     |                           | Symbol                            | Value           | Unit |
|---|-------------------------------------|---------------------------|-----------------------------------|-----------------|------|
| Drain-to-Source Voltage   |                                     |                           | V <sub>DSS</sub>                  | 40              | ٧    |
| Gate-to-Source Voltage  | Gate-to-Source Voltage              |                           |                                   | ± 20            | V    |
| Continuous Drain Cur-   |                                     | T <sub>mb</sub> = 25°C    | I <sub>D</sub>                    | 185             | Α    |
| rent $R_{\Psi J-mb}$ (Notes 1, 2, 3, 4)   | Steady                              | T <sub>mb</sub> = 100°C   |                                   | 131             |      |
| Power Dissipation   | State                               | T <sub>mb</sub> = 25°C    | P <sub>D</sub>                    | 158             | W    |
| R <sub>ΨJ-mb</sub> (Notes 1, 2, 3)  |                                     | T <sub>mb</sub> = 100°C   |                                   | 79              |      |
| Continuous Drain Cur-   |                                     | T <sub>A</sub> = 25°C     | I <sub>D</sub>                    | 29              | Α    |
| rent $R_{\theta JA}$ (Notes 1, 3, 4)  | Steady                              | T <sub>A</sub> = 100°C    |                                   | 20              |      |
| Power Dissipation   | State                               | $T_A = 25^{\circ}C$ $P_D$ |                                   | 3.8             | W    |
| R <sub>θJA</sub> (Notes 1 & 3)  |                                     | T <sub>A</sub> = 100°C    |                                   | 1.9             |      |
| Pulsed Drain Current  | $T_A = 25^{\circ}C, t_p = 10 \mu s$ |                           | I <sub>DM</sub>                   | 1012            | Α    |
| Operating Junction and Storage Temperature  |                                     |                           | T <sub>J</sub> , T <sub>stg</sub> | –55 to<br>+ 175 | °C   |
| Source Current (Body Diode)   |                                     |                           | Is                                | 185             | Α    |
| Single Pulse Drain-to-Source Avalanche Energy (T <sub>J</sub> = 25°C, V <sub>GS</sub> = 10 V, $I_{L(pk)}$ = 85 A, L = 0.1 mH, $R_G$ = 25 $\Omega$ ) |                                     |                           | E <sub>AS</sub>                   | 361             | mJ   |
| Lead Temperature for Soldering Purposes (1/8" from case for 10 s)   |                                     |                           | T <sub>L</sub>                    | 260             | °C   |

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

### THERMAL RESISTANCE MAXIMUM RATINGS

| Parameter   | Symbol          | Value | Unit |
|---|-----------------|-------|------|
| Junction-to-Mounting Board (top) - Steady<br>State (Notes 2, 3) | $R_{\Psi J-mb}$ | 1.0   | °C/W |
| Junction-to-Ambient - Steady State (Note 3)                     | $R_{\theta JA}$ | 39    |      |


- 1. The entire application environment impacts the thermal resistance values shown, they are not constants and are only valid for the particular conditions noted.
- 2. Psi (Ψ) is used as required per JESD51-12 for packages in which substantially less than 100% of the heat flows to single case surface.
- 3. Surface-mounted on FR4 board using a 650 mm<sup>2</sup>, 2 oz. Cu pad.
- 4. Maximum current for pulses as long as 1 second is higher but is dependent on pulse duration and duty cycle.




## ON Semiconductor®


### http://onsemi.com

| V <sub>(BR)DSS</sub> | R <sub>DS(ON)</sub> MAX | I <sub>D</sub> MAX |  |
|----------------------|-------------------------|--------------------|--|
| 40 V                 | 2.3 m $\Omega$ @ 10 V   | 105 4              |  |
|                      | 3.6 mΩ @ 4.5 V          | 185 A              |  |



**N-CHANNEL MOSFET** 





D

= Assembly Location Α

= Year W = Work Week 77 = Lot Traceability

#### **ORDERING INFORMATION**


See detailed ordering, marking and shipping information in the package dimensions section on page 5 of this data sheet.

# **ELECTRICAL CHARACTERISTICS** ( $T_J = 25^{\circ}C$ unless otherwise specified)

| Parameter  | Symbol                                   | Test Condition  |                           | Min | Тур  | Max  | Unit  |  |
|--|--|---|---------------------------|-----|------|------|-------|--|
| OFF CHARACTERISTICS  |  |   |                           |     |      |      |       |  |
| Drain-to-Source Breakdown Voltage                            | V <sub>(BR)DSS</sub>                     | $V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$   |                           | 40  |      |      | V     |  |
| Drain-to-Source Breakdown Voltage<br>Temperature Coefficient | V <sub>(BR)DSS</sub> /<br>T <sub>J</sub> |   |                           |     | 32   |      | mV/°C |  |
| Zero Gate Voltage Drain Current                              | I <sub>DSS</sub>                         | $V_{GS} = 0 V$  | T <sub>J</sub> = 25 °C    |     |      | 1    |       |  |
|  |  | V <sub>DS</sub> = 40 V  | T <sub>J</sub> = 125°C    |     |      | 100  | μΑ    |  |
| Gate-to-Source Leakage Current                               | I <sub>GSS</sub>                         | $V_{DS} = 0 V, V_{GS}$  | = ±20 V                   |     |      | ±100 | nA    |  |
| ON CHARACTERISTICS (Note 5)                                  |  |   |                           |     |      |      |       |  |
| Gate Threshold Voltage                                       | V <sub>GS(TH)</sub>                      | $V_{GS} = V_{DS}, I_D = 250 \mu A$  |                           | 1.4 |      | 2.4  | V     |  |
| Negative Threshold Temperature Coefficient                   | V <sub>GS(TH)</sub> /T <sub>J</sub>      |   |                           |     | 7.2  |      | mV/°C |  |
| Drain-to-Source On Resistance                                | R <sub>DS(on)</sub>                      | V <sub>GS</sub> = 10 V  | I <sub>D</sub> = 20 A     |     | 1.7  | 2.3  |       |  |
|  |  | V <sub>GS</sub> = 4.5 V   | I <sub>D</sub> = 20 A     |     | 2.6  | 3.6  | mΩ    |  |
| Forward Transconductance                                     | 9FS                                      | $V_{DS} = 5 \text{ V}, I_{D}$   | = 10 A                    |     | 38   |      | S     |  |
| CHARGES, CAPACITANCES & GATE RESIS                           | STANCE                                   |   |                           |     |      |      |       |  |
| Input Capacitance  | C <sub>ISS</sub>                         |   |                           |     | 5880 |      |       |  |
| Output Capacitance   | C <sub>OSS</sub>                         | V <sub>GS</sub> = 0 V, f = 1 MH.  | z, V <sub>DS</sub> = 25 V |     | 750  |      | pF    |  |
| Reverse Transfer Capacitance                                 | C <sub>RSS</sub>                         |   |                           |     | 500  |      | 1     |  |
| Total Gate Charge  | Q <sub>G(TOT)</sub>                      | V <sub>GS</sub> = 4.5 V, V <sub>DS</sub> = 32 V; I <sub>D</sub> = 60 A                      |                           |     | 58   |      | nC    |  |
| Total Gate Charge  | Q <sub>G(TOT)</sub>                      | V <sub>GS</sub> = 10 V, V <sub>DS</sub> = 32 V; I <sub>D</sub> = 60 A                       |                           |     | 113  |      | nC    |  |
| Threshold Gate Charge  | Q <sub>G(TH)</sub>                       | V <sub>GS</sub> = 4.5 V, V <sub>DS</sub> = 32 V; I <sub>D</sub> = 60 A                      |                           |     | 5.5  |      |       |  |
| Gate-to-Source Charge  | $Q_{GS}$                                 |   |                           |     | 19.5 |      | nC    |  |
| Gate-to-Drain Charge   | $Q_{GD}$                                 |   |                           |     | 32   |      |       |  |
| Plateau Voltage  | $V_{GP}$                                 |   |                           |     | 3.6  |      | V     |  |
| SWITCHING CHARACTERISTICS (Note 6)                           |  |   |                           |     |      |      |       |  |
| Turn-On Delay Time   | t <sub>d(ON)</sub>                       |   |                           |     | 22   |      |       |  |
| Rise Time  | t <sub>r</sub>                           | V <sub>GS</sub> = 4.5 V, V <sub>D</sub>   | <sub>S</sub> = 20 V,      |     | 32   |      |       |  |
| Turn-Off Delay Time  | t <sub>d(OFF)</sub>                      | $V_{GS} = 4.5 \text{ V}, V_{DS} = 20 \text{ V},$ $I_{D} = 10 \text{ A}, R_{G} = 2.5 \Omega$ |                           |     | 40   |      | ns    |  |
| Fall Time  | t <sub>f</sub>                           |   |                           |     | 27   |      |       |  |
| DRAIN-SOURCE DIODE CHARACTERISTIC                            | s  |   |                           |     |      |      |       |  |
| Forward Diode Voltage  | $V_{SD}$                                 | V <sub>GS</sub> = 0 V,  | T <sub>J</sub> = 25°C     |     | 0.74 | 1.0  |       |  |
|  |  | I <sub>S</sub> = 10 A   | A $T_J = 125^{\circ}C$    |     | 0.58 |      | · V   |  |
| Reverse Recovery Time  | t <sub>RR</sub>                          | $V_{GS} = 0$ V, dIS/dt = 100 A/ $\mu$ s, $I_{S} = 60$ A                                     |                           |     | 41   |      | ns    |  |
| Charge Time  | t <sub>a</sub>                           |   |                           |     | 19   |      |       |  |
| Discharge Time   | t <sub>b</sub>                           |   |                           |     | 19   |      |       |  |
| Reverse Recovery Charge                                      | Q <sub>RR</sub>                          |   |                           |     | 33   |      | nC    |  |

<sup>5.</sup> Pulse Test: pulse width ≤ 300 μs, duty cycle ≤ 2%.
6. Switching characteristics are independent of operating junction temperatures.

### **TYPICAL CHARACTERISTICS**



### **TYPICAL CHARACTERISTICS**




Figure 7. Capacitance Variation




Figure 8. Gate-to-Source Voltage vs. Total Charge




Figure 9. Resistive Switching Time Variation vs. Gate Resistance




Figure 10. Diode Forward Voltage vs. Current




Figure 11. Maximum Rated Forward Biased Safe Operating Area

## **TYPICAL CHARACTERISTICS**




Figure 12. Thermal Response


## **DEVICE ORDERING INFORMATION**

| Device           | Marking | Package           | Shipping <sup>†</sup> |
|------------------|---------|-------------------|-----------------------|
| NVMFS5830NLT1G   | V5830L  | DFN5<br>(Pb-Free) | 1500 / Tape & Reel    |
| NVMFS5830NLWFT1G | 5830LW  | DFN5<br>(Pb-Free) | 1500 / Tape & Reel    |
| NVMFS5830NLT3G   | V5830L  | DFN5<br>(Pb-Free) | 5000 / Tape & Reel    |
| NVMFS5830NLWFT3G | 5830LW  | DFN5<br>(Pb-Free) | 5000 / Tape & Reel    |

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

#### PACKAGE DIMENSIONS





#### NOTES:

- DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
- CONTROLLING DIMENSION: MILLIMETER. DIMENSION D1 AND E1 DO NOT INCLUDE MOLD FLASH PROTRUSIONS OR GATE BURRS.

|     | MILLIMETERS |          |      |  |  |
|-----|-------------|----------|------|--|--|
| DIM | MIN         | NOM      | MAX  |  |  |
| Α   | 0.90        | 1.00     | 1.10 |  |  |
| A1  | 0.00        |          | 0.05 |  |  |
| b   | 0.33        | 0.41     | 0.51 |  |  |
| С   | 0.23        | 0.28     | 0.33 |  |  |
| D   |             | 5.15 BSC |      |  |  |
| D1  | 4.70        | 4.90     | 5.10 |  |  |
| D2  | 3.80        | 4.00     | 4.20 |  |  |
| E   |             | 6.15 BSC | ;    |  |  |
| E1  | 5.70        | 5.90     | 6.10 |  |  |
| E2  | 3.45        | 3.65     | 3.85 |  |  |
| е   |             | 1.27 BSC |      |  |  |
| G   | 0.51        | 0.61     | 0.71 |  |  |
| K   | 1.20        | 1.35     | 1.50 |  |  |
| L   | 0.51        | 0.61     | 0.71 |  |  |
| L1  | 0.05        | 0.17     | 0.20 |  |  |
| М   | 3.00        | 3.40     | 3.80 |  |  |
| θ   | 0 °         |          | 12 ° |  |  |

- STYLE 1: PIN 1. SOURCE 2. SOURCE 3. SOURCE

  - GATE
  - DRAIN
  - DRAIN

\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

4.560

2X **→** 1.530

ON Semiconductor and un are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

### **PUBLICATION ORDERING INFORMATION**

### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA **Phone**: 303-675-2175 or 800-344-3860 Toll Free USA/Canada

Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

D2

**BOTTOM VIEW** 

G

N. American Technical Support: 800-282-9855 Toll Free

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative