RFG70N06, RFP70N06, RF1S70N06, RF1S70N06SM

Data Sheet

February 2005

70A, 60V, 0.014 Ohm, N-Channel Power MOSFETs

These are N-Channel power MOSFETs manufactured using the MegaFET process. This process, which uses feature sizes approaching those of LSI circuits, gives optimum utilization of silicon, resulting in outstanding performance. They were designed for use in applications such as switching regulators, switching converters, motor drivers and relay drivers. These transistors can be operated directly from integrated circuits.

Formerly developmental type TA78440.

Ordering Information


| PART NUMBER | PACKAGE | BRAND |
|-------------|----------|----------|
| RFG70N06 | TO-247 | RFG70N06 |
| RFP70N06 | TO-220AB | RFP70N06 |
| RF1S70N06 | TO-262AA | F1S70N06 |
| RF1S70N06SM | TO-263AB | F1S70N06 |

NOTE: When ordering use the entire part number. Add the suffix 9A to obtain the TO-263AB variant in tape and reel, e.g. RF1S70N06SM9A.

Features

- 70A, 60V
- $r_{DS(on)} = 0.014\Omega$
- Temperature Compensated PSPICE[®] Model
- · Peak Current vs Pulse Width Curve
- UIS Rating Curve (Single Pulse)
- 175°C Operating Temperature
- · Related Literature
 - TB334 "Guidelines for Soldering Surface Mount Components to PC Boards"


Symbol



Packaging




JEDEC TO-220AB



JEDEC TO-263AB



JEDEC TO-262AA



RFG70N06, RFP70N06, RF1S70N06, RF1S70N06SM

Absolute Maximum Ratings $T_C = 25^{\circ}C$, Unless Otherwise Specified

| | RFG70N06, RFP70N06 RF1S70N06, RF1S70N06SM | UNITS |
|--|--|-------|
| Drain to Source Voltage (Note 1)VDSS | 60 | V |
| Drain to Gate Voltage ($R_{GS} = 20k\Omega$) (Note 1) | 60 | V |
| Continuous Drain Current | 70 | Α |
| Pulsed Drain Current (Note 3) | Refer to Peak Current Curve | |
| Gate to Source Voltage | ±20 | V |
| Single Pulse Avalanche Rating | Refer to UIS Curve | Α |
| Power Dissipation | 150 | W |
| Linear Derating Factor | 1.0 | W/°C |
| Operating and Storage Temperature | -55 to 175 | °C |
| Maximum Temperature for Soldering | | |
| Leads at 0.063in (1.6mm) from Case for 10sT _I | 300 | οС |
| Package Body for 10s, See Techbrief 334 | 260 | oC |

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTE:

1. $T_J = 25^{\circ}C$ to $150^{\circ}C$.

Electrical Specifications $T_C = 25^{\circ}C$, Unless Otherwise Specified

| PARAMETER | SYMBOL | TEST CONDITIONS | | MIN | TYP | MAX | UNITS |
|---|---------------------|---|---|-----|------|-------|-------|
| Drain to Source Breakdown Voltage | BV _{DSS} | $I_D = 250\mu A, V_{GS} = 0V \text{ (Figure 11)}$ | | 60 | - | - | V |
| Gate Threshold Voltage | V _{GS(TH)} | $V_{GS} = V_{DS}$, $I_D = 25$ | $V_{GS} = V_{DS}, I_{D} = 250\mu A \text{ (Figure 10)}$ | | - | 4 | V |
| Zero Gate Voltage Drain Current | I _{DSS} | V _{DS} = 60V, V _{GS} = | 0V | - | - | 1 | μΑ |
| | | V _{DS} = 0.8 x Rated | BV _{DSS} , T _C = 150 ^o C | - | - | 25 | μΑ |
| Gate to Source Leakage Current | I _{GSS} | $V_{GS} = \pm 20V$ | | - | - | ±100 | nA |
| Drain to Source On Resistance (Note 2) | r _{DS(ON)} | I _D = 70A, V _{GS} = 10 | V (Figure 9) | - | - | 0.014 | Ω |
| Turn-On Time | t _(ON) | $V_{DD} = 30V, I_D \approx 7$ | - · · · · · · · · · · · · · · · · · | - | - | 190 | ns |
| Turn-On Delay Time | t _d (ON) | $V_{GS} = 10V$, $R_{GS} = 2.5\Omega$ (Figure 13) | | - | 10 | - | ns |
| Rise Time | t _r | (Figure 10) | (Figure 13) | | 137 | - | ns |
| Turn-Off Delay Time | t _{d(OFF)} | | | - | 32 | - | ns |
| Fall Time | t _f | | | - | 24 | - | ns |
| Turn-Off Time | t(OFF) | | | - | - | 73 | ns |
| Total Gate Charge | Q _{g(TOT)} | V _{GS} = 0V to 20V | $V_{DD} = 48V, I_D = 70A,$ | - | 120 | 156 | nC |
| Gate Charge at 10V | Q _{g(10)} | V _{GS} = 0V to 10V | $V_{GS} = 0V \text{ to } 10V$ $R_L = 0.68\Omega$ $L_{CBS} = 2.2m\Delta$ | | 65 | 85 | nC |
| Threshold Gate Charge | Q _{g(TH)} | $V_{GS} = 0V \text{ to } 10V$ $I_{g(REF)} = 2.2\text{mA}$ (Figure 13) | | - | 5.0 | 6.5 | nC |
| Input Capacitance | C _{ISS} | V _{DS} = 25V, V _{GS} = 0V, f = 1MHz (Figure 12) | | - | 2250 | - | pF |
| Output Capacitance | C _{OSS} | | | - | 792 | - | pF |
| Reverse Transfer Capacitance | C _{RSS} | | | - | 206 | - | pF |
| Thermal Resistance, Junction to Case | $R_{	heta JC}$ | | | - | - | 1.0 | oC/W |
| Thermal Resistance, Junction to Ambient | $R_{\theta JA}$ | TO-220 and TO-263 TO-247 | | - | - | 62 | oC/W |
| | | | | - | - | 30 | °C/W |

Source to Drain Diode Specifications


| PARAMETER | SYMBOL | TEST CONDITIONS | MIN | TYP | MAX | UNITS |
|-------------------------------|-----------------|--|-----|-----|-----|-------|
| Source to Drain Diode Voltage | V_{SD} | I _{SD} = 70A | | - | 1.5 | V |
| Reverse Recovery Time | t _{rr} | $I_{SD} = 70A$, $dI_{SD}/dt = 100A/\mu s$ | | - | 52 | ns |

NOTES:

- 2. Pulse test: pulse width ≤300ms, duty cycle ≤2%.
- 3. Repetitive rating: pulse width is limited by maximum junction temperature. See Transient Thermal Impedance curve (Figure 3) and Peak Current Capability Curve (Figure 5).

80

Typical Performance Curves T_C = 25°C, Unless Otherwise Specified



70 (4) 60 20 10 0 25 50 75 100 125 150 175 T_C, CASE TEMPERATURE (°C)

FIGURE 1. NORMALIZED POWER DISSIPATION vs CASE TEMPERATURE

FIGURE 2. MAXIMUM CONTINUOUS DRAIN CURRENT vs CASE TEMPERATURE





FIGURE 3. NORMALIZED MAXIMUM TRANSIENT THERMAL IMPEDANCE




1000 T_C = 25°C FOR TEMPERATURES ABOVE 25°C DERATE PEAK **CURRENT AS FOLLOWS:** I_{DM}, PEAK CURRENT (A) 150 = 10V100 TRANSCONDUCTANCE MAY LIMIT CURRENT IN THIS REGION 50 10⁻⁵ 10⁻² 10⁻¹ 10⁰ 10¹ t, PULSE WIDTH (s)

FIGURE 4. FORWARD BIAS SAFE OPERATING AREA

FIGURE 5. PEAK CURRENT CAPABILITY

Typical Performance Curves T_C = 25°C, Unless Otherwise Specified (Continued)



NOTE: Refer to Fairchild Application Notes AN9321 and AN9322.

FIGURE 6. UNCLAMPED INDUCTIVE SWITCHING CAPABILITY




FIGURE 8. TRANSFER CHARACTERISTICS




FIGURE 10. NORMALIZED GATE THRESHOLD VOLTAGE vs JUNCTION TEMPERATURE




FIGURE 7. SATURATION CHARACTERISTICS




FIGURE 9. NORMALIZED DRAIN TO SOURCE ON RESISTANCE vs JUNCTION TEMPERATURE




FIGURE 11. NORMALIZED DRAIN TO SOURCE BREAKDOWN VOLTAGE vs JUNCTION TEMPERATURE

Typical Performance Curves T_C = 25°C, Unless Otherwise Specified (Continued)





FIGURE 12. CAPACITANCE vs DRAIN TO SOURCE VOLTAGE



NOTE: Refer to Fairchild Application Notes AN7254 and AN7260.

FIGURE 13. NORMALIZED SWITCHING WAVEFORMS FOR CONSTANT GATE CURRENT

Test Circuits and Waveforms




FIGURE 14. UNCLAMPED ENERGY TEST CIRCUIT




FIGURE 15. UNCLAMPED ENERGY WAVEFORMS




FIGURE 16. SWITCHING TIME TEST CIRCUIT




FIGURE 17. SWITCHING WAVEFORMS

Test Circuits and Waveforms (Continued)




FIGURE 18. GATE CHARGE TEST CIRCUIT




FIGURE 19. GATE CHARGE WAVEFORM

PSPICE Electrical Model

.SUBCKT RFG70N06 2 1 3 : rev 3/20/92 CA 12 8 5.56e-9 RLDRAIN CB 15 14 5.30e-9 **DPLCAP** 5 CIN 6 8 2.63e-9 10 DRAIN LDRAIN DBODY 7 5 DBDMOD RSCL2 ≷ RSCL1 DBREAK 5 11 DBKMOD DBREAK T DPLCAP 10 5 DPLCAPMOD + 51 **ESCL** EBREAK 11 7 17 18 65.18 DBODY 50 EDS 14 8 5 8 1 RDRAIN EGS 13 8 6 8 1 **ESG EBREAK** 16 ESG 6 10 6 8 1 VTO EVTO 20 6 18 8 1 RLGATE MOS2 411F **EVTO** GATE 20 4 6 18 8 IT 8 17 1 MOS1 **RGATE** LDRAIN 2 5 1e-9 LGATE RIN CIN RLSOURCE LGATE 1 9 3.10e-9 **RSOURCE** 8 LSOURCE 3 7 1.82e-9 0 3 SOURCE MOS1 16 6 8 8 MOSMOD M = 0.99 **LSOURCE** S1A S2A MOS2 16 21 8 8 MOSMOD M = 0.01 RBREAK 13 14 17 18 13 RBREAK 17 18 RBKMOD 1 8 RDRAIN 50 16 RDSMOD 4.66e-3 S1B S2B ≷ RVTO RLDRAIN 2 5 10 13 CA CB 19 RGATE 9 20 1.21 (\uparrow) IT VBAT **RLGATE 1 9 31 EGS** FDS RIN 6 8 1e9 RSOURCE 8 7 RDSMOD 3.92e-3 RLSOURCE 3 7 18.2 RVTO 18 19 RVTOMOD 1 S1A 6 12 13 8 S1AMOD S1B 13 12 13 8 S1BMOD S2A 6 15 14 13 S2AMOD S2B 13 15 14 13 S2BMOD VBAT 8 19 DC 1 VTO 21 6 0.605 .MODEL DBDMOD D (IS = 7.91e-12 RS = 3.87e-3 TRS1 = 2.71e-3 TRS2 = 2.50e-7 CJO = 4.84e-9 TT = 4.51e-8) .MODEL DBKMOD D (RS = 3.9e-2 TRS1 =1.05e-4 TRS2 = 3.11e-5) .MODEL DPLCAPMOD D (CJO = 4.8e-9 IS = 1e-30 N = 10) .MODEL MOSMOD NMOS (VTO = 3.46 KP = 47 IS = 1e-30 N = 10 TOX = 1 L = 1u W = 1u) .MODEL RBKMOD RES (TC1 = 8.46e-4 TC2 = -8.48e-7) .MODEL RDSMOD RES (TC1 = 2.23e-3 TC2 = 6.56e-6) .MODEL RVTOMOD RES (TC1 = -3.29e-3 TC2 = 3.49e-7) .MODEL S1AMOD VSWITCH (RON = 1e-5 ROFF = 0.1 VON = -8.35 VOFF= -6.35) .MODEL S1BMOD VSWITCH (RON = 1e-5 ROFF = 0.1 VON = -6.35 VOFF= -8.35) .MODEL S2AMOD VSWITCH (RON = 1e-5 ROFF = 0.1 VON = -2.0 VOFF= 3.0) .MODEL S2BMOD VSWITCH (RON = 1e-5 ROFF = 0.1 VON = 3.0 VOFF= -2.0)

NOTE: For further discussion of the PSPICE model, consult **A New PSPICE Sub-circuit for the Power MOSFET Featuring Global Temperature Options**; written by William J. Hepp and C. Frank Wheatley.

.ENDS

TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

| $ACEx^{TM}$ | FAST® | IntelliMAX™ | POP^{TM} | SPMTM |
|-----------------------------------|--------------------------------|-------------------|---------------------|------------------------|
| ActiveArray™ | FASTr™ | ISOPLANAR™ | Power247™ | Stealth™ |
| Bottomless™ | FPS™ | LittleFET™ | PowerEdge™ | SuperFET™ |
| CoolFET™ | FRFET™ | MICROCOUPLER™ | PowerSaver™ | SuperSOT™-3 |
| CROSSVOLT™ | GlobalOptoisolator™ | MicroFET™ | PowerTrench® | SuperSOT™-6 |
| DOME™ | GTO™ . | MicroPak™ | QFET® | SuperSOT™-8 |
| EcoSPARK™ | HiSeC™ | MICROWIRE™ | QS™ | SyncFET™ |
| E ² CMOS TM | I ² C TM | MSX TM | QT Optoelectronics™ | TinyLogic [®] |
| EnSigna™ | i-Lo TM | MSXPro™ | Quiet Series™ | TINYOPTO™ |
| FACT™ | ImpliedDisconnect™ | OCX^{TM} | RapidConfigure™ | TruTranslation™ |
| FACT Quiet Seri | es [™] | OCXPro™ | RapidConnect™ | UHC™ |
| Across the boar | d. Around the world.™ | OPTOLOGIC® | μSerDes™ | UltraFET® |
| The Power Franchise® | | OPTOPLANAR™ | SILENT SWITCHER® | UniFET™ |
| Programmable Active Droop™ | | PACMAN™ | SMART START™ | VCXTM |

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS

Definition of Terms

| Datasheet Identification | Product Status | Definition |
|--------------------------|---------------------------|---|
| Advance Information | Formative or In Design | This datasheet contains the design specifications for product development. Specifications may change in any manner without notice. |
| Preliminary | First Production | This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design. |
| No Identification Needed | Full Production | This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design. |
| Obsolete | Not In Production | This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only. |

Rev. I15