# SFT1440

# **N-Channel Power MOSFET 600V**, 1.5A, 8.1Ω, Single TP/TP-FA



http://onsemi.com

#### **Features**

• ON-resistance RDS(on)= $6.2\Omega$ (typ.)

· Protection diode in

## **Specifications**


Absolute Maximum Ratings at Ta=25°C

Parameter	Symbol	Conditions	Ratings	Unit
Drain-to-Source Voltage	V <sub>DSS</sub>		600	V
Gate-to-Source Voltage	VGSS		±30	V
Drain Current (DC)	ID		1.5	А
Drain Current (PW≤10μs)	IDP	PW≤10μs, duty cycle≤1%	6.0	А
Allowable Dower Dissination	D-		1.0	W
Allowable Power Dissipation	PD	Tc=25°C	20	W
Channel Temperature	Tch		150	°C
Storage Temperature	Tstg		-55 to +150	°C

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.


## Package Dimensions unit: mm (typ)

7518-004



# Package Dimensions unit: mm (typ)

7003-004




### **Product & Package Information**

• Package : TP

• JEITA, JEDEC : SC-64, TO-251

• Minimum Packing Quantity: 500 pcs./bag

Marking (TP, TP-FA)




• Package : TP-FA


• JEITA, JEDEC: SC-63, TO-252

• Minimum Packing Quantity: 700 pcs./reel

Packing Type (TP-FA): TL




**Electrical Connection** (TP, TP-FA)



### Electrical Characteristics at Ta=25°C


Parameter	Symbol	Conditions	Ratings			Unit	
Parameter	Symbol	Conditions	min	typ	max	UIIIL	
Drain-to-Source Breakdown Voltage	V(BR)DSS	ID=10mA, VGS=0V	600			V	
Zero-Gate Voltage Drain Current	IDSS	V <sub>DS</sub> =480V, V <sub>GS</sub> =0V			100	μΑ	
Gate-to-Source Leakage Current	IGSS	VGS=±24V, VDS=0V			±10	μΑ	
Cutoff Voltage	VGS(off)	V <sub>DS</sub> =10V, I <sub>D</sub> =1mA	3.0		5.0	V	
Forward Transfer Admittance	yfs	V <sub>DS</sub> =10V, I <sub>D</sub> =0.8A		1.0		S	
Static Drain-to-Source On-State Resistance	R <sub>DS</sub> (on)1	I <sub>D</sub> =0.8A, V <sub>GS</sub> =10V		6.2	8.1	Ω	
Input Capacitance	Ciss			130		pF	
Output Capacitance	Coss	V <sub>DS</sub> =30V, f=1MHz		25		pF	
Reverse Transfer Capacitance	Crss			4.0		pF	
Turn-ON Delay Time	t <sub>d</sub> (on)			9.1		ns	
Rise Time	tr	Considered Took Cinesia		15		ns	
Turn-OFF Delay Time	t <sub>d</sub> (off)	See specified Test Circuit.		18		ns	
Fall Time	tf			19		ns	
Total Gate Charge	Qg			6.3		nC	
Gate-to-Source Charge	Qgs	V <sub>DS</sub> =300V, V <sub>GS</sub> =10V, I <sub>D</sub> =1.5A		1.4		nC	
Gate-to-Drain "Miller" Charge	Qgd			3.6		nC	
Diode Forward Voltage	V <sub>SD</sub>	I <sub>S</sub> =1.5A, V <sub>GS</sub> =0V		0.85	1.2	V	


## **Switching Time Test Circuit**





## **Ordering Information**


Device	Package	Shipping	memo
SFT1440-E	TP	500pcs./bag	Pb Free
SFT1440-TL-E	TP-FA	700pcs./reel	Pb Flee












#### **Taping Specification**

#### SFT1440-TL-E


Packing Format

Package Name	Carrier Tape	Maximum Number of devices contained (pcs)			Packing	format
	Туре	Reel	Inner box	Outer box	Inner $BOX(C-1)$	Outer BOX (A-7)
TP-FA	TP	700	2, 100	12, 600	3 reels contained	6 inner boxes contained
					Dimensions:mm (external)	Dimensions:mm (external)
					183×72×185	440×195×210




Taping configuration

1. Carrier tape size (unit:mm)




7. Device placement direction




Those with one electrode terminal on the feed hole side·····TL

### Outline Drawing SFT1440-TL-E

## Land Pattern Example






## **Bag Packing Specification**

#### SFT1440-E


## 1. Packing Format

Package Name	Maximum Number of devices contained (pcs)					
Bas		Inner box	Outer box			
TP		B-1	A-1	A-2		
1 1	500	10,000	50,000	30,000		
		Packing format (Dimensions:mm (external))				
		Inner box	Outer	box		
		B-1	A-1	A-2		
		445×225×55	470×250×300	470×250×190		

# 2. Bag dimensions (unit:mm)








# 4. Outer box label (unit:mm)

It is a label at the time of factory shipments, The form of a label may change in physical distribution process,




Label				JEITA Phase
L	EAD	FREE	3	JEITA Phase 3A
L	EAD	FREE	4	JEITA Phase 3



## **Outline Drawing**

SFT1440-E



Note on usage: Since the SFT1440 is a MOSFET product, please avoid using this device in the vicinity of highly charged objects.

ON Semiconductor and the ON logo are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equa