# MOSFET – Power, Single N-Channel 60 V, 15 mΩ, 39 A

#### **Features**

- Small Footprint (5x6 mm) for Compact Design
- Low R<sub>DS(on)</sub> to Minimize Conduction Losses
- Low Capacitance to Minimize Driver Losses
- NVMFS5885NLWF Wettable Flanks Product
- AEC-Q101 Qualified and PPAP Capable
- These Devices are Pb-Free and are RoHS Compliant

## **MAXIMUM RATINGS** (T<sub>J</sub> = 25°C unless otherwise noted)

Parameter			Symbol	Value	Unit
Drain-to-Source Voltage			V <sub>DSS</sub>	60	V
Gate-to-Source Voltage	9		V <sub>GS</sub>	±20	V
Continuous Drain Cur-		T <sub>mb</sub> = 25°C	I <sub>D</sub>	39	Α
rent $R_{\Psi J-mb}$ (Notes 1, 2, 3)	Steady	T <sub>mb</sub> = 100°C		28	
Power Dissipation	State	T <sub>mb</sub> = 25°C	P <sub>D</sub>	54	W
R <sub>ΨJ-mb</sub> (Notes 1, 2, 3)		$T_{mb} = 100^{\circ}C$		27	
Continuous Drain Cur-		T <sub>A</sub> = 25°C	I <sub>D</sub>	10.2	Α
rent R <sub>θJA</sub> (Notes 1 & 3)	Steady State	T <sub>A</sub> = 100°C		7.2	
Power Dissipation		T <sub>A</sub> = 25°C	P <sub>D</sub>	3.7	W
R <sub>θJA</sub> (Notes 1 & 3)		T <sub>A</sub> = 100°C		1.8	
Pulsed Drain Current	T <sub>A</sub> = 25	°C, t <sub>p</sub> = 10 μs	I <sub>DM</sub>	179	Α
Operating Junction and Storage Temperature			T <sub>J</sub> , T <sub>stg</sub>	-55 to 175	°C
Source Current (Body Diode)			I <sub>S</sub>	46	Α
Single Pulse Drain-to-Source Avalanche Energy ( $T_J$ = 25°C, $V_{DD}$ = 50 V, $V_{GS}$ = 10 V, $I_{L(pk)}$ = 18 A, L = 0.3 mH, $R_G$ = 25 $\Omega$ )			E <sub>AS</sub>	49	mJ
Lead Temperature for Soldering Purposes (1/8" from case for 10 s)			TL	260	°C

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

#### THERMAL RESISTANCE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Junction-to-Mounting Board (top) - Steady State (Notes 2, 3)	$R_{\Psi J-mb}$	2.8	°C/W
Junction-to-Ambient - Steady State (Note 3)	$R_{\theta JA}$	41	


- The entire application environment impacts the thermal resistance values shown, they are not constants and are only valid for the particular conditions noted.
- 2. Psi  $(\Psi)$  is used as required per JESD51-12 for packages in which substantially less than 100% of the heat flows to single case surface.
- 3. Surface-mounted on FR4 board using a 650 mm², 2 oz. Cu pad.




#### ON Semiconductor®

#### http://onsemi.com

V <sub>(BR)DSS</sub>	R <sub>DS(ON)</sub> MAX	I <sub>D</sub> MAX
60 V	15 mΩ @ 10 V	00.4
00 V	21 mΩ @ 4.5 V	39 A



**N-CHANNEL MOSFET** 



A = Assembly Location

Y = Year
W = Work Week
ZZ = Lot Traceability

### **ORDERING INFORMATION**


See detailed ordering, marking and shipping information in the package dimensions section on page 5 of this data sheet.

# **ELECTRICAL CHARACTERISTICS** ( $T_J = 25$ °C unless otherwise noted)

Parameter	Symbol	Test Condition		Min	Тур	Max	Unit
OFF CHARACTERISTICS	•	•	<u>'</u>			•	•
Drain-to-Source Breakdown Voltage	V <sub>(BR)DSS</sub>	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$		60			V
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	$V_{GS} = 0 \text{ V},$ $T_J = 25^{\circ}\text{C}$				1.0	μΑ
			T <sub>J</sub> = 125°C			10	
Gate-to-Source Leakage Current	I <sub>GSS</sub>	$V_{DS} = 0 \text{ V}, V_{G}$	<sub>S</sub> = ± 20 V			±100	nA
ON CHARACTERISTICS (Note 4)							
Gate Threshold Voltage	V <sub>GS(TH)</sub>	$V_{GS} = V_{DS}, I_{DS}$	= 250 μA	1.5		2.5	V
Drain-to-Source On Resistance	R <sub>DS(on)</sub>	V <sub>GS</sub> = 10 V,	<sub>D</sub> = 15 A		11.6	15	mΩ
		V <sub>GS</sub> = 4.5 V,	I <sub>D</sub> = 15 A		15.2	21	
CHARGES AND CAPACITANCES	•		•				•
Input Capacitance	C <sub>iss</sub>	$V_{GS} = 0 \text{ V, f} = 1 \text{ MHz,}$ $V_{DS} = 25 \text{ V}$			1340		pF
Output Capacitance	C <sub>oss</sub>				125		
Reverse Transfer Capacitance	C <sub>rss</sub>				85		
Total Gate Charge	Q <sub>G(TOT)</sub>	$V_{GS} = 4.5 \text{ V}, V_{DS} = 48 \text{ V}, I_{D} = 15 \text{ A}$ $V_{GS} = 10 \text{ V}, V_{DS} = 48 \text{ V}, I_{D} = 15 \text{ A}$			12		
Threshold Gate Charge	Q <sub>G(TH)</sub>				1.1		1
Gate-to-Source Charge	$Q_{GS}$				4.0		nC
Gate-to-Drain Charge	$Q_{GD}$				6.3		
Total Gate Charge	Q <sub>G(TOT)</sub>				21		nC
SWITCHING CHARACTERISTICS (No	ote 5)						
Turn-On Delay Time	t <sub>d(ON)</sub>				10		
Rise Time	t <sub>r</sub>	V <sub>GS</sub> = 4.5 V, V	ns = 48 V,		64		
Turn-Off Delay Time	t <sub>d(OFF)</sub>	$I_D = 15 \text{ A}, R_C$			18		ns
Fall Time	t <sub>f</sub>	1	1		52		
DRAIN-SOURCE DIODE CHARACTER	ISTICS						
Forward Diode Voltage	$V_{SD}$	V <sub>GS</sub> = 0 V,	T <sub>J</sub> = 25°C		0.8	1.2	V
		I <sub>S</sub> = 15 A	T <sub>J</sub> = 125°C		0.7		1
Reverse Recovery Time	t <sub>RR</sub>		•		20		
Charge Time	t <sub>a</sub>	V <sub>GS</sub> = 0 V, dls/dt = 100 A/μs, l <sub>S</sub> = 15 A			15		ns
Discharge Time	t <sub>b</sub>				5.0		
Reverse Recovery Charge	Q <sub>RR</sub>	1	1		16		nC

Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
 Switching characteristics are independent of operating junction temperatures.

#### TYPICAL CHARACTERISTICS



#### **TYPICAL CHARACTERISTICS**




Figure 7. Capacitance Variation

Figure 8. Gate-to-Source Voltage vs. Total Charge




Figure 9. Resistive Switching Time Variation vs. Gate Resistance

Figure 10. Diode Forward Voltage vs. Current




Figure 11. Maximum Rated Forward Biased Safe Operating Area

#### **TYPICAL CHARACTERISTICS**




Figure 12. Thermal Response

#### **DEVICE ORDERING INFORMATION**

Device	Marking	Package	Shipping <sup>†</sup>
NVMFS5885NLT1G	V5885L	DFN5 (Pb-Free)	1500 / Tape & Reel
NVMFS5885NLWFT1G	5885LW	DFN5 (Pb-Free)	1500 / Tape & Reel
NVMFS5885NLT3G	V5885L	DFN5 (Pb-Free)	5000 / Tape & Reel
NVMFS5885NLWFT3G	5885LW	DFN5 (Pb-Free)	5000 / Tape & Reel

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.



0.10

0.10

SIDE VIEW

DFN5 5x6, 1.27P (SO-8FL) CASE 488AA ISSUE N

**DATE 25 JUN 2018** 

#### NOTES:

- DIMENSIONING AND TOLERANCING PER
- ASME Y14.5M, 1994. CONTROLLING DIMENSION: MILLIMETER. DIMENSION D1 AND E1 DO NOT INCLUDE MOLD FLASH PROTRUSIONS OR GATE BURRS

	MILLIMETERS				
DIM	MIN	NOM	MAX		
Α	0.90	1.00	1.10		
A1	0.00		0.05		
b	0.33	0.41	0.51		
С	0.23	0.28	0.33		
D	5.00	5.15	5.30		
D1	4.70	4.90	5.10		
D2	3.80	4.00	4.20		
E	6.00	6.15	6.30		
E1	5.70	5.90	6.10		
E2	3.45	3.65	3.85		
е		1.27 BSC			
G	0.51	0.575	0.71		
K	1.20	1.35	1.50		
L	0.51	0.575	0.71		
L1	0.125 REF				
М	3.00	3.40	3.80		
θ	0 °		12 °		

#### **GENERIC MARKING DIAGRAM\***



XXXXXX = Specific Device Code


= Assembly Location Α


= Lot Traceability

Υ = Year W = Work Week

ZZ

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot " ■", may or may not be present. Some products may not follow the Generic Marking.





**DETAIL A** 

\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

DOCUMENT NUMBER:	98AON14036D	Electronic versions are uncontrolled except when accessed directly from the Document Repos Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	DFN5 5x6, 1.27P (SO-8FL)		PAGE 1 OF 1	

ON Semiconductor and unare trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

# PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT: Email Requests to: orderlit@onsemi.com

onsemi Website: www.onsemi.com

**TECHNICAL SUPPORT** North American Technical Support: Voice Mail: 1 800–282–9855 Toll Free USA/Canada Phone: 011 421 33 790 2910

Europe, Middle East and Africa Technical Support:

Phone: 00421 33 790 2910

For additional information, please contact your local Sales Representative

 $\Diamond$