### **ON Semiconductor**

### Is Now



To learn more about onsemi™, please visit our website at www.onsemi.com

onsemi and Onsemi. and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/ or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use onsemi products for any such unintended or unauthorized application,

### **Power MOSFET**

## 30 V, 37 A, Single N-Channel, DPAK/IPAK

#### **Features**

- Low R<sub>DS(on)</sub> to Minimize Conduction Losses
- Low Capacitance to Minimize Driver Losses
- Optimized Gate Charge to Minimize Switching Losses
- These are Pb-Free Devices

#### **Applications**

- CPU Power Delivery
- DC-DC Converters

#### **MAXIMUM RATINGS** (T<sub>J</sub> = 25°C unless otherwise noted)

Parar	Parameter			Value	Unit
Drain-to-Source Volta	Drain-to-Source Voltage			30	V
Gate-to-Source Volta	ge		$V_{GS}$	±20	V
Continuous Drain		T <sub>A</sub> = 25°C	I <sub>D</sub>	11.2	Α
Current (R <sub>θJA</sub> ) (Note 1)		T <sub>A</sub> = 100°C		7.9	
Power Dissipation (R <sub>0</sub> JA) (Note 1)		T <sub>A</sub> = 25°C	P <sub>D</sub>	2.6	W
Continuous Drain Current (R <sub>BJA</sub> )		T <sub>A</sub> = 25°C	I <sub>D</sub>	8.2	Α
(Note 2)	Steady State	T <sub>A</sub> = 100°C		5.8	
Power Dissipation $(R_{\theta JA})$ (Note 2)	State	T <sub>A</sub> = 25°C	P <sub>D</sub>	1.37	W
Continuous Drain Current (R <sub>BJC</sub> )		T <sub>C</sub> = 25°C	I <sub>D</sub>	37	Α
(Note 1)		T <sub>C</sub> = 100°C		26	
Power Dissipation (R <sub>0</sub> JC) (Note 1)		T <sub>C</sub> = 25°C	P <sub>D</sub>	27.3	W
Pulsed Drain Current	t <sub>p</sub> =10μs	T <sub>A</sub> = 25°C	I <sub>DM</sub>	152	Α
Current Limited by Pac	kage	T <sub>A</sub> = 25°C	I <sub>DmaxPkg</sub>	60	Α
Operating Junction and Storage Temperature			T <sub>J</sub> , T <sub>stg</sub>	-55 to 175	°C
Source Current (Body Diode)			I <sub>S</sub>	23	Α
Drain to Source dV/dt			dV/dt	7.0	V/ns
Single Pulse Drain–to–Source Avalanche Energy (T $_J$ = 25°C, V $_{DD}$ = 50 V, V $_{GS}$ = 10 V, L = 0.1 mH, I $_{L(pk)}$ = 22.5 A, R $_{G}$ = 25 $\Omega$ )			E <sub>AS</sub>	25.3	mJ
Lead Temperature for S (1/8" from case for 10 s		urposes	TL	260	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.


- 1. Surface-mounted on FR4 board using 1 in sq pad size, 1 oz Cu.
- 2. Surface-mounted on FR4 board using the minimum recommended pad size.



#### ON Semiconductor®


#### http://onsemi.com

V <sub>(BR)DSS</sub>	R <sub>DS(on)</sub> MAX	I <sub>D</sub> MAX
30 V	9.0 mΩ @ 10 V	37 A
30 7	13 mΩ @ 4.5 V	37 A










CASE 369AA **DPAK** (Bent Lead) STYLE 2

CASE 369AD **IPAK** (Straight Lead) (Straight Lead

CASE 369D **IPAK** DPAK)

#### **MARKING DIAGRAMS** & PIN ASSIGNMENTS



= Assembly Location

= Year WW = Work Week 4910N = Device Code = Pb-Free Package

#### ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 3 of this data sheet.

#### THERMAL RESISTANCE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Junction-to-Case (Drain)	$R_{ heta JC}$	5.5	°C/W
Junction-to-Tab (Drain)	$R_{\theta JC-TAB}$	4.3	
Junction-to-Ambient - Steady State (Note 3)	$R_{\theta JA}$	58.5	
Junction-to-Ambient - Steady State (Note 4)	$R_{ heta JA}$	109.7	

#### **ELECTRICAL CHARACTERISTICS** (T<sub>J</sub> = 25°C unless otherwise noted)

Parameter	Symbol	Test Con	dition	Min	Тур	Max	Unit
OFF CHARACTERISTICS	•				•	•	•
Drain-to-Source Breakdown Voltage	V <sub>(BR)DSS</sub>	$V_{GS} = 0 \text{ V}, I_D$	= 250 μΑ	30			V
Drain-to-Source Breakdown Voltage Temperature Coefficient	V <sub>(BR)DSS</sub> /T <sub>J</sub>				15		mV/°C
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>GS</sub> = 0 V,	T <sub>J</sub> = 25°C			1.0	μΑ
		$V_{DS} = 24 \text{ V}$	T <sub>J</sub> = 125°C			10	1
Gate-to-Source Leakage Current	I <sub>GSS</sub>	$V_{DS} = 0 \text{ V}, V_{GS}$	S = ±20 V			±100	nA
ON CHARACTERISTICS (Note 5)							
Gate Threshold Voltage	V <sub>GS(TH)</sub>	$V_{GS} = V_{DS}, I_{D}$	= 250 μΑ	1.0	1.6	2.2	V
Negative Threshold Temperature Coefficient	V <sub>GS(TH)</sub> /T <sub>J</sub>				4.0		mV/°C
Drain-to-Source On Resistance	R <sub>DS(on)</sub>	V <sub>GS</sub> = 10 V	I <sub>D</sub> = 30 A		7.5	9.0	mΩ
			I <sub>D</sub> = 15 A		7.5		1
		V <sub>GS</sub> = 4.5 V	I <sub>D</sub> = 30 A		10.6	13	1
			I <sub>D</sub> = 15 A		10.6		1
Forward Transconductance	gFS	$V_{DS} = 1.5 V,$	I <sub>D</sub> = 30 A		40		S
CHARGES AND CAPACITANCES							
Input Capacitance	C <sub>iss</sub>				1203		pF
Output Capacitance	C <sub>oss</sub>	$V_{GS} = 0 \text{ V, f} = 1.0 \text{ MHz,}$ $V_{DS} = 15 \text{ V}$			460		1
Reverse Transfer Capacitance	C <sub>rss</sub>				12.5		1
Total Gate Charge	Q <sub>G(TOT)</sub>				6.8		nC
Threshold Gate Charge	Q <sub>G(TH)</sub>	$V_{GS} = 4.5 \text{ V}, \text{ V}$	<sub>DS</sub> = 15 V,		1.95		1
Gate-to-Source Charge	Q <sub>GS</sub>	$I_{D} = 30$	) A		3.9		1
Gate-to-Drain Charge	$Q_{GD}$				1.1		1
Total Gate Charge	Q <sub>G(TOT)</sub>	$V_{GS} = 10 \text{ V, V}$ $I_{D} = 30 \text{ V}$			15.4		nC
SWITCHING CHARACTERISTICS (Note	e 6)				-		
Turn-On Delay Time	t <sub>d(on)</sub>				11.6		ns
Rise Time	t <sub>r</sub>	V <sub>GS</sub> = 4.5 V, V <sub>DS</sub> = 15 V,			21.8		1
Turn-Off Delay Time	t <sub>d(off)</sub>	$I_D = 15 \text{ A}, R_C$			16.5		1
Fall Time	t <sub>f</sub>				4.2		1

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions. 5. Pulse Test: Pulse Width  $\leq$  300  $\mu$ s, Duty Cycle  $\leq$  2%.

Surface–mounted on FR4 board using 1 in sq pad size, 1 oz Cu.
 Surface–mounted on FR4 board using the minimum recommended pad size.

<sup>6.</sup> Switching characteristics are independent of operating junction temperatures.

<sup>7.</sup> Assume terminal length of 110 mils.

#### **ELECTRICAL CHARACTERISTICS** (T<sub>J</sub> = 25°C unless otherwise noted)

Parameter	Symbol	Test Cond	ition	Min	Тур	Max	Unit
Turn-On Delay Time	t <sub>d(on)</sub>				7.3		ns
Rise Time	t <sub>r</sub>	$V_{GS} = 10 \text{ V}, V_{D}$	<sub>S</sub> = 15 V,		19.5		1
Turn-Off Delay Time	t <sub>d(off)</sub>	$I_D = 15 \text{ A}, R_G$	= 3.0 Ω		20.2		1
Fall Time	t <sub>f</sub>				2.0		1
DRAIN-SOURCE DIODE CHARACTE	RISTICS						
Forward Diode Voltage	V <sub>SD</sub>	$V_{GS} = 0 V$ ,	$T_J = 25^{\circ}C$		0.91	1.1	V
			T <sub>J</sub> = 125°C		0.82		1
Reverse Recovery Time	t <sub>RR</sub>		•		27		ns
Charge Time	ta	$V_{GS}$ = 0 V, dls/dt= 100 A/ $\mu$ s, $I_{S}$ = 30 A			14		1
Discharge Time	tb				13		1
Reverse Recovery Time	Q <sub>RR</sub>				17		nC
PACKAGE PARASITIC VALUES							
Source Inductance (Note 7)	L <sub>S</sub>				2.99		nH
Drain Inductance, DPAK	L <sub>D</sub>				0.0164		1
Drain Inductance, IPAK (Note 7)	L <sub>D</sub>	T <sub>A</sub> = 25°C			1.88		
Gate Inductance (Note 7)	L <sub>G</sub>				4.9		1

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

1.0

2.0

Ω

- 5. Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
- 6. Switching characteristics are independent of operating junction temperatures.

 $\mathsf{R}_\mathsf{G}$ 

7. Assume terminal length of 110 mils.

Gate Resistance

#### **ORDERING INFORMATION**

Order Number	Package	Shipping <sup>†</sup>
NTD4910NT4G	DPAK (Pb-Free)	2500 / Tape & Reel
NTD4910N-1G	IPAK (Pb-Free)	75 Units / Rail
NTD4910N-35G	IPAK Trimmed Lead (Pb-Free)	75 Units / Rail

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

#### **TYPICAL CHARACTERISTICS**




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance vs. V<sub>GS</sub>




Figure 4. On–Resistance vs. Drain Current and Gate Voltage




Figure 5. On–Resistance Variation with Temperature




Figure 6. Drain-to-Source Leakage Current vs. Voltage

#### **TYPICAL CHARACTERISTICS**




Figure 7. Capacitance Variation




Figure 8. Gate-to-Source and Drain-to-Source Voltage vs. Total Charge




Figure 9. Resistive Switching Time Variation vs. Gate Resistance




Figure 10. Diode Forward Voltage vs. Current




Figure 11. Maximum Rated Forward Biased Safe Operating Area




Figure 12. Maximum Avalanche Energy vs. Starting Junction Temperature

### **TYPICAL CHARACTERISTICS**




Figure 13. FET Thermal Response





Figure 14. GFS vs. ID


## **MECHANICAL CASE OUTLINE**

**PACKAGE DIMENSIONS** 





**DATE 15 DEC 2010** 



STYLE 2:

PIN 1. GATE

3

STYLE 6: PIN 1. MT1 2. MT2 3. GATE

2. DRAIN

4. DRAIN

MT2

SOURCE

STYLE 1: PIN 1. BASE

3

STYLE 5: PIN 1. GATE


2. ANODE 3. CATHODE

ANODE

2. COLLECTOR

**EMITTER** 

COLLECTOR



#### NOTES:

- DIMENSIONING AND TOLERANCING PER
- ANSI Y14.5M, 1982.
  2. CONTROLLING DIMENSION: INCH.

	INCHES		MILLIM	ETERS
DIM	MIN	MAX	MIN	MAX
Α	0.235	0.245	5.97	6.35
В	0.250	0.265	6.35	6.73
С	0.086	0.094	2.19	2.38
D	0.027	0.035	0.69	0.88
Е	0.018	0.023	0.46	0.58
F	0.037	0.045	0.94	1.14
G	0.090 BSC		2.29 BSC	
Н	0.034	0.040	0.87	1.01
J	0.018	0.023	0.46	0.58
Κ	0.350	0.380	8.89	9.65
R	0.180	0.215	4.45	5.45
S	0.025	0.040	0.63	1.01
٧	0.035	0.050	0.89	1.27
Z	0.155		3.93	

#### **MARKING DIAGRAMS**

STYLE 4: PIN 1. CATHODE

STYLE 3: PIN 1. ANODE

2. CATHODE

4. CATHODE

3 ANODE


STYLE 7: PIN 1. GATE 2. COLLECTOR

3. EMITTER

COLLECTOR

ANODE
 GATE

4. ANODE





xxxxxxxxx = Device Code Α = Assembly Location IL = Wafer Lot

Υ = Year WW = Work Week

DOCUMENT NUMBER:	98AON10528D	Electronic versions are uncontrolled except when accessed directly from Printed versions are uncontrolled except when stamped "CONTROLLED	
DESCRIPTION:	IPAK (DPAK INSERTION MOUNT)		PAGE 1 OF 1

ON Semiconductor and (III) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.




**DATE 03 JUN 2010** 

#### NOTES:

- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
- 2. CONTROLLING DIMENSION: INCHES.
  3. THERMAL PAD CONTOUR OPTIONAL WITHIN DI-MENSIONS b3, L3 and Z.
  4. DIMENSIONS D AND E DO NOT INCLUDE MOLD
- FLASH, PROTRUSIONS, OR BURRS. MOLD FLASH, PROTRUSIONS, OR GATE BURRS SHALL NOT EXCEED 0.006 INCHES PER SIDE
- DIMENSIONS D AND E ARE DETERMINED AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY.
- 6. DATUMS A AND B ARE DETERMINED AT DATUM PLANE H.

	INC	HES	MILLIN	IETERS
DIM	MIN	MAX	MIN	MAX
Α	0.086	0.094	2.18	2.38
A1	0.000	0.005	0.00	0.13
b	0.025	0.035	0.63	0.89
b2	0.030	0.045	0.76	1.14
b3	0.180	0.215	4.57	5.46
С	0.018	0.024	0.46	0.61
c2	0.018	0.024	0.46	0.61
D	0.235	0.245	5.97	6.22
E	0.250	0.265	6.35	6.73
е	0.090	BSC	2.29 BSC	
Н	0.370	0.410	9.40	10.41
L	0.055	0.070	1.40	1.78
L1	0.108	REF	2.74	REF
L2	0.020	BSC	0.51	BSC
L3	0.035	0.050	0.89	1.27
L4		0.040		1.01
Z	0.155		3.93	



#### STYLE 1: PIN 1. BASE 2. COLLECTOR 3. EMITTER 4. COLLECTOR

PIN 1. GATE 2. ANODE 3. CATHODE

4. ANODE

STYLE 5:

STYLE 2: PIN 1. GATE 2. DRAIN 3. SOURCE 4. DRAIN


STYLE 3: PIN 1. ANODE 2. CATHODE 3. ANODE CATHODE STYLE 4: PIN 1. CATHODE 2. ANODE 3. GATE

STYLE 6: PIN 1. MT1 2. MT2

3. GATE


STYLE 7: PIN 1. GATE 2. COLLECTOR 3. EMITTER COLLECTOR

### **SOLDERING FOOTPRINT\***



\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

### **GENERIC** MARKING DIAGRAM\*



XXXXXX = Device Code Α = Assembly Location L = Wafer Lot ٧ = Year = Work Week WW = Pb-Free Package

\*This information is generic. Please refer to device data sheet for actual part marking.

DOCUMENT NUMBER:	98AON13126D Electronic versions are uncontrolled except when accessed directly from the Do Printed versions are uncontrolled except when stamped "CONTROLLED COPY"		
DESCRIPTION:	DPAK (SINGLE GAUGE)		PAGE 1 OF 1

ON Semiconductor and un are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the

### **MECHANICAL CASE OUTLINE**





#### 3.5 MM IPAK, STRAIGHT LEAD


CASE 369AD **ISSUE B** 

**DATE 18 APR 2013** 









- NOTES:
  1.. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994. 2.. CONTROLLING DIMENSION: MILLIMETERS.
- DIMENSION b APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.15 AND 0.30mm FROM TERMINAL TIP.
- DIMENSIONS D AND E DO NOT INCLUDE MOLD GATE OR MOLD FLASH.

	MILLIMETERS		
DIM	MIN	MAX	
Α	2.19	2.38	
A1	0.46	0.60	
A2	0.87	1.10	
b	0.69	0.89	
b1	0.77	1.10	
D	5.97	6.22	
D2	4.80		
E	6.35	6.73	
E2	4.57	5.45	
E3	4.45	5.46	
е	2.28 BSC		
L	3.40	3.60	
L1		2.10	
L2	0.89	1.27	

#### **GENERIC MARKING DIAGRAMS\***

## Integrated

STYL	E 1	:
PIN	1.	BA

STYLE 5:

PIN 1. GATE

λSE 2. COLLECTOR 3. **EMITTER** 

ANODE
 CATHODE

ANODE

COLLECTOR

## STYLE 2: PIN 1. GATE

STYLE 6:

PIN 1. MT1

MT2
 GATE

MT2

2. DRAIN 3. SOURCE DRAIN


# STYLE 3: PIN 1. ANODE 2. CATHODE

3. ANODE CATHODE

#### STYLE 7: PIN 1. GATE


2. COLLECTOR 3. EMITTER

COLLECTOR



2. ANODE 3. GATE

ANODE





XXXXXX = Device Code Α = Assembly Location

L = Wafer Lot Υ = Year WW = Work Week G = Pb-Free Package

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot " ■", may or may not be present.

DOCUMENT NUMBER:	98AON23319D	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	3.5 MM IPAK, STRAIGHT LEAD		PAGE 1 OF 1

ON Semiconductor and unare trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the

ON Semiconductor and (III) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability. arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages.

Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthnotized use, even if such claim alleges that ON Semiconductor was negligent regarding the design or manufacture of the part. ON Semiconductor is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

### PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT: Email Requests to: orderlit@onsemi.com **TECHNICAL SUPPORT** 

Europe, Middle East and Africa Technical Support: Phone: 00421 33 790 2910

ON Semiconductor Website: www.onsemi.com

North American Technical Support: Voice Mail: 1 800–282–9855 Toll Free USA/Canada Phone: 011 421 33 790 2910

For additional information, please contact your local Sales Representative