

# MOSFET - Single, P-Channel, Logic Level, POWERTRENCH®

# FDC654P

### **General Description**

This P-Channel Logic Level MOSFET is produced using **onsemi**'s advanced POWERTRENCH process. It has been optimized for battery power management applications.

#### **Features**

- -3.6 A, -30 V.  $R_{DS(ON)} = 75 \text{ m}\Omega$  @  $V_{GS} = -10 \text{ V}$  $R_{DS(ON)} = 125 \text{ m}\Omega$  @  $V_{GS} = -4.5 \text{ V}$
- Low Gate Charge (6.2 nC typical)
- High Performance Trench Technology for Extremely Low R<sub>DS(ON)</sub>
- These Device is Pb-Free and Halogen Free

#### **Applications**

- Battery Management
- Load Switch
- Battery Protection

# ABSOLUTE MAXIMUM RATINGS T<sub>A</sub> = 25°C unless otherwise noted


Symbol	Parameter	Value	Unit
V <sub>DSS</sub>	Drain-Source Voltage	-30	V
V <sub>GSS</sub>	Gate-Source Voltage	±20	V
Ι <sub>D</sub>	Drain Current - Continuous (Note 1a) - Pulsed	-3.6 -10	Α
P <sub>D</sub>	Maximum Power Dissipation (Note 1a) (Note 1b)	1.6 0.8	W
T <sub>J</sub> , T <sub>STG</sub>	Operating and Storage Junction Temperature Range	-55 to +150	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

**THERMAL CHARACTERISTICS**  $T_A = 25^{\circ}C$  unless otherwise noted

Symbol	Parameter	Value	Unit
$R_{ heta JA}$	Thermal Resistance, Junction-to-Ambient (Note 1a)	78	°C/W
$R_{ heta JC}$	Thermal Resistance, Junction-to-Case (Note 1)	30	°C/W

V <sub>DSS</sub>	R <sub>DS(on)</sub> MAX	I <sub>D</sub> MAX
-30 V	75 Ω @ –10 V	-3.6 A
	125 Ω @ -4.5 V	



TSOT23 6-Lead (SUPERSOT™-6) CASE 419BL

#### **MARKING DIAGRAM**




654 = Specific Device Code

M = Date Code

= Pb-Free Package

(Note: Microdot may be in either location)

#### **PIN ASSIGNMENT**



#### **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
FDC654P	TSOT-23-6 (SUPERSOT™-6) (Pb-Free)	3000 / Tape & Reel

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, <a href="mailto:BRD8011/D">BRD8011/D</a>.


### **ELECTRICAL CHARACTERISTICS** $T_A = 25^{\circ}C$ unless otherwise noted

$\frac{\Delta BV_{DSS}}{\Delta T_{J}}$ $\frac{I_{DSS}}{I_{GSSF}}$ $\frac{I_{GSSR}}{I_{GSSR}}$	Drain-Source Breakdown Voltage Breakdown Voltage Temperature Coefficient  Zero Gate Voltage Drain Current  Gate-Body Leakage, Forward	$V_{GS}$ = 0 V, $I_D$ = -250 μA $I_D$ = -250 μA, Referenced to 25°C $V_{DS}$ = -24 V, $V_{GS}$ = 0 V	-30 -	- -22	-	V mV/°C
$\frac{\Delta BV_{DSS}}{\Delta T_J}$ $I_{DSS}$ $I_{GSSF}$ $I_{GSSR}$	Breakdown Voltage Temperature Coefficient  Zero Gate Voltage Drain Current	$I_D$ = -250 μA, Referenced to 25°C	-	- -22	-	_
ΔT <sub>J</sub> I <sub>DSS</sub> I <sub>GSSF</sub> I <sub>GSSR</sub>	Zero Gate Voltage Drain Current			-22	-	m\//°C
I <sub>GSSF</sub>		$V_{DS} = -24 \text{ V}, V_{GS} = 0 \text{ V}$	<u> </u>			iliv/ C
I <sub>GSSR</sub>	Gate-Body Leakage, Forward			-	-1	μΑ
		$V_{GS} = 20 \text{ V}, V_{DS} = 0 \text{ V}$	-	-	100	nA
	Gate-Body Leakage, Reverse	V <sub>GS</sub> = -20 V, V <sub>DS</sub> = 0 V	_	-	-100	nA
JN CHARA	CTERISTICS (Note 2)			-		
V <sub>GS(th)</sub>	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_D = -250 \mu A$	-1	-1.9	-3	V
$\frac{\Delta V_{GS(th)}}{\Delta T_J}$	Gate Threshold Voltage Temperature Coefficient	$I_D$ = -250 μA, Referenced to 25°C	-	4	-	mV/°C
R <sub>DS(on)</sub>	Static Drain-Source On-Resistance	$\begin{split} V_{GS} &= -10 \text{ V}, \ I_D = -3.6 \text{ A} \\ V_{GS} &= -4.5 \text{ V}, \ I_D = -2.7 \text{ A} \\ V_{GS} &= -10 \text{ V}, \ I_D = -3.6 \text{ A}, \ T_J = 125^{\circ}\text{C} \end{split}$	- - -	63 100 90	75 125 115	mΩ
I <sub>D(on)</sub>	On-State Drain Current	V <sub>GS</sub> = -4.5 V, V <sub>DS</sub> = -5 V	-5	-	-	Α
9FS	Forward Transconductance	$V_{DS} = -5 \text{ V}, I_D = -3.6 \text{ A}$	-	6	-	S
OYNAMIC C	HARACTERISTICS					
C <sub>iss</sub>	Input Capacitance	$V_{DS} = -15 \text{ V}, V_{GS} = 0 \text{ V},$	-	298	-	pF
C <sub>oss</sub>	Output Capacitance	f = 1.0 MHz	_	83	-	pF
C <sub>rss</sub>	Reverse Transfer Capacitance		_	39	-	pF
SWITCHING	CHARACTERISTICS (Note 2)					
t <sub>d(on)</sub>	Turn-On Delay Time	$V_{DD} = -15 \text{ V}, I_D = -1 \text{ A},$	_	6	12	ns
t <sub>r</sub>	Turn-On Rise Time	$V_{GS} = -10 \text{ V}, R_{GEN} = 6 \Omega$	_	13	23	ns
t <sub>d(off)</sub>	Turn-Off Delay Time		_	11	20	ns
t <sub>f</sub>	Turn-Off Fall Time		_	6	12	ns
Qg	Total Gate Charge	$V_{DD} = -15 \text{ V}, I_D = -3.6 \text{ A},$	-	6.2	9	nC
Q <sub>gs</sub>	Gate-Source Charge	$V_{GS} = -10 \text{ V}$	_	1	-	nC
$Q_{gd}$	Gate-Drain Charge			1.2		nC
	IRCE DIODE CHARACTERISTICS AND MAXIMUM	M RATINGS				
Is	Maximum Continuous Drain-Source Diode Forwa	ard Current	_	-	-1.3	Α
$V_{SD}$	Drain-Source Diode Forward Voltage	V <sub>GS</sub> = 0 V, I <sub>S</sub> = -1.3 A (Note 2)	_	-0.8	-1.2	V

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

#### NOTES:

1.  $R_{\theta JA}$  is the sum of the junction–to–case and case–to–ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins.  $R_{\theta JC}$  is guaranteed by design while  $R_{\theta CA}$  is determined by the user's board design.



a)  $78^{\circ}$ C/W when mounted on a  $1\text{in}^2$  pad of 2 oz copper.



b) 156°C/W when mounted on a minimum pad of 2 oz copper.

Scale 1:1 on letter size paper

2. Pulse Test: Pulse Width < 300  $\mu s, \, \text{Duty Cycle} < 2.0\%.$ 

#### **TYPICAL CHARACTERISTICS**





Figure 5. Transfer Characteristics

Figure 6. Body Diode Forward Voltage Variation with Source Current and Temperature

### TYPICAL CHARACTERISTICS (Continued)






Figure 11. Transient Thermal Response Curve

Thermal characterization performed using the conditions described in Note 1b. Transient thermal response will change depending on the circuit board design.


POWERTRENCH is registered trademark of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries.


SUPERSOT is a trademark of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries.



#### TSOT23 6-Lead CASE 419BL ISSUE A


**DATE 31 AUG 2020** 






e1

-b





NOTES:

# SIDE VIEW

	SY	MM		
	q	2		
0.95			-0.9	5
.00 MIN				Ī
			2.	l 60
		-	<del>-</del> -L <sub>0.7</sub>	'0 M <b>I</b> N

1.

# LAND PATTERN RECOMMENDATION

\*FOR ADDITIONAL INFORMATION ON OUR PB-FREE STRATEGY AND SOLDERING DETAILS, PLEASE DOWNLOAD THE ON SEMICONDUCTOR SOLDERING AND MOUNTING TECHNIQUES REFERENCE MANUAL, SOLDERRIMD.

#### **MILLIMETERS** DIM MIN. NOM. MAX. Α 0.90 1.00 1.10 Α1 0.10 0.00 0.05 A2 0.70 0.85 1.00 АЗ 0.25 BSC 0.25 0.38 0.50 b С 0.10 0.18 0.26 D 2.80 2.95 3.10 0.30 REE d Е 2.50 2.75 3.00

1.50

0.95 BSC 1.90 BSC

0.60 REF

0.40

1.70

0.60 10°

1.30

0.20

0°

E1

e1

L1

L2

θ

DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 2009.
 CONTROLLING DIMENSION: MILLIMETERS
 DIMENSIONS D AND E1 DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR GATE BURRS. MOLD FLASH,

PROTRUSIONS OR GATE BURRS SHALL NOT EXCEED 0.25MM PER END. DIMENSIONS D AND E1 ARE

"A1" IS DEFINED AS THE DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT ON THE PACKAGE BODY.

4. SEATING PLANE IS DEFINED BY THE TERMINALS.

DETERMINED AT DATUM H.

GENERIC
MARKING DIAGRAM\*



XXX = Specific Device Code

M = Date Code

■ = Pb-Free Package

(Note: Microdot may be in either location)

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot " •", may or may not be present. Some products may not follow the Generic Marking.

DOCUMENT NUMBER:	98AON83292G	Electronic versions are uncontrolled except when accessed directly from the Document Repositor, Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	TSOT23 6-Lead		PAGE 1 OF 1	

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

## PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT: Email Requests to: orderlit@onsemi.com

onsemi Website: www.onsemi.com

**TECHNICAL SUPPORT** North American Technical Support: Voice Mail: 1 800–282–9855 Toll Free USA/Canada Phone: 011 421 33 790 2910

Europe, Middle East and Africa Technical Support:

Phone: 00421 33 790 2910

For additional information, please contact your local Sales Representative

 $\Diamond$