

Is Now Part of



ON Semiconductor®

To learn more about ON Semiconductor, please visit our website at <u>www.onsemi.com</u>

Please note: As part of the Fairchild Semiconductor integration, some of the Fairchild orderable part numbers will need to change in order to meet ON Semiconductor's system requirements. Since the ON Semiconductor product management systems do not have the ability to manage part nomenclature that utilizes an underscore (_), the underscore (_) in the Fairchild part numbers will be changed to a dash (-). This document may contain device numbers with an underscore (_). Please check the ON Semiconductor website to verify the updated device numbers. The most current and up-to-date ordering information can be found at www.onsemi.com. Please email any questions regarding the system integration to Fairchild_questions@onsemi.com.

ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or unavteries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that ON Semiconductor was negligent regarding the design or manufacture of the part. ON Semiconductor is and its officers, employees, even if such claim any manner.



November 2005

FDS8960C Dual N & P-Channel PowerTrench[®] MOSFET

General Description

AIRCHILD SEMICONDUCTOR

These dual N- and P-Channel enhancement mode power field effect transistors are produced using Fairchild Semiconductor's advanced PowerTrench process that has been especially tailored to minimize on-state ressitance and yet maintain superior switching performance.

These devices are well suited for low voltage and battery powered applications where low in-line power loss and fast switching are required.


Features


Q1: N-Channel $R_{DS(on)} = 0.024\Omega$ @ $V_{GS} = 10V$ 7.0A, 35V


 $R_{DS(on)} = 0.032\Omega @ V_{GS} = 4.5V$

P-Channel Q2: $R_{DS(on)} = 0.053\Omega @ V_{GS} = -10V$ –5A, –35V $R_{DS(on)} = 0.087 \Omega @ V_{GS} = -4.5 V$

- Fast switching speed
- **RoHS** compliant







Absolute Maximum Ratings T_A = 25°C unless otherwise noted

Symbol		Parameter		Q1	Q2	Units
V _{DSS}	Drain-Sou	rce Voltage		35	-35	V
V _{DS(Avalanche)}	Drain-Sou	rce Avalanche Voltage (m	aximum) (Note 3)	40	-40	V
V _{GSS}	Gate-Source Voltage			±20	±25	V
ID	Drain Curr	ent - Continuous	(Note 1a)	7	-5	Α
		- Pulsed		20	-20	
P _D	Power Dissipation for Dual Operation			:	2	W
	Power Dissipation for Single Operation (Note 1a)			1.6		
			(Note 1b)		1	
			(Note 1c)	0	.9	
T _J , T _{STG}	Operating and Storage Junction Temperature Range			–55 to	°C	
Thermal	Charac	teristics	·			-
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient (Note 1a)			7	°C/W	
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case (N		Se (Note 1)	40		°C/W
Package	Markin	g and Ordering	Information			
Device N		Device	Reel Size	Tape wi	dth	Quantity
FDS89	960C	FDS8960C	13"	12mm	1	2500 units

©2005 Fairchild Semiconductor Corporation FDS8960C Rev C1(W)

Symbol	Parameter	Test Conditions	Туре	Min	Тур	Max	Units
Drain-So	ource Avalanche Rating	S					
AS	Drain-Source Avalanche	$V_{DD} = 35 V$, $I_D = 7 A$, $L = 1 mH$	Q1			24.5	mJ
	Energy (Single Pulse)	$V_{DD} = -35 V$, $I_D = -5 A$, $L = 1 mH$	Q2			12.5	mJ
AS	Drain-Source Avalanche Current		Q1 Q2		7 5		A
Off Chai	racteristics						
BV _{DSS}	Drain-Source Breakdown Voltage		Q1 Q2	35 -35			V
<u>ΔBVdss</u> ΔTj	Breakdown Voltage Temperature Coefficient	$I_D = 250 \ \mu$ A, Referenced to 25°C $I_D = -250 \ \mu$ A, Referenced to 25°C	Q1 Q2		31 40		mV/°C
DSS	Zero Gate Voltage Drain Current		Q1 Q2			1 -1	μA
GSSF	Gate-Body Leakage, Forward	$V_{GS} = 20 \text{ V}, \qquad V_{DS} = 0 \text{ V}$	Q1			100	nA
GSSR	Gate-Body Leakage, Reverse	$V_{GS} = -20 \text{ V}, \qquad V_{DS} = 0 \text{ V}$				-100	nA
GSSR	Gate-Body Leakage, Forward	$V_{GS} = 25 \text{ V}, \qquad V_{DS} = 0 \text{ V}$	Q2			100	nA
GSSF	Gate-Body Leakage, Reverse	$V_{GS} = -25 \text{ V}, \qquad V_{DS} = 0 \text{ V}$				-100	nA
	acteristics (Note 2)						
V _{GS(th)}	Gate Threshold Voltage		Q1 Q2	1 _1	2 –1.8	3 _3	V
<u>ΔVGS(th)</u> ΔTJ	Gate Threshold Voltage Temperature Coefficient	$I_D = 250 \ \mu A$, Referenced to 25°C $I_D = -250 \ \mu A$, Referenced to 25°C	Q1 Q2		-5 4		mV/°C
R _{DS(on)}	Static Drain-Source Dn-Resistance	$ \begin{array}{ll} V_{GS} = 10 \ V, & I_D = 7 \ A \\ V_{GS} = 4.5 \ V, & I_D = 6 \ A \\ V_{GS} = 10 \ V, & I_D = 7 \ A, \ T_J = 125^\circ C \end{array} $	Q1		20 25 29	24 32 37	mΩ
		$ \begin{array}{ll} V_{GS} = -10 \ V, & I_D = -5 \ A \\ V_{GS} = -4.5 \ V, & I_D = -4 \ A \\ V_{GS} = -10 \ V, \ I_D = -5 \ A, \ T_J = 125^\circ C \end{array} $	Q2		44 70 61	53 87 79	
9 _{FS}	Forward Transconductance	$V_{DS} = 5 V$, $I_D = 7 A$ $V_{DS} = -5 V$, $I_D = -5 A$	Q1 Q2		23 9		S
Dvnami	c Characteristics						
	Input Capacitance	Q1 V _{DS} = 15 V, V _{GS} = 0 V, f = 1.0 MHz	Q1 Q2		570 540		pF
C _{oss}	Output Capacitance	Q2	Q1 Q2		126 113		pF
C _{rss}	Reverse Transfer Capacitance	$V_{DS} = -15 \text{ V}, V_{GS} = 0 \text{ V}, f = 1.0 \text{ MHz}$	Q1 Q2		52 60		pF
₹ _G	Gate Resistance	f = 1.0 MHz	Q1 Q2		2 6		Ω


FDS8960C Dual N & P-Channel PowerTrench[®] MOSFET

FDS8960C Rev C1(W)


Symbol	Parameter	Test Conditions	Туре	Min	Тур	Max	Units
Switchin	g Characteristics (Not	e 2)			L		
t _{d(on)}	Turn-On Delay Time	Q1	Q1		8	16	ns
	Turn-On Rise Time	$V_{DD} = 15 \text{ V}, \text{ I}_{D} = 1 \text{ A},$	Q2		12 5	22 10	
r	Tum-On Rise Time	V_{GS} = 10V, R_{GEN} = 6 Ω	Q1 Q2		5 16	29	ns
d(off)	Turn-Off Delay Time		Q1		23	37	ns
f	Turn-Off Fall Time	$V_{DD} = -15$ V, $I_D = -1$ A, V _{GS} = -10V, R _{GEN} = 6 Ω	Q2 Q1		20 3	32 6	ns
Ţ		VGS - 100, NGEN - 012	Q2		5	10	110
ک ^و	Total Gate Charge		Q1		5.5	7.7	nC
Q _{gs}	Gate-Source Charge	$V_{DS} = 15 \text{ V}, \text{ I}_{D} = 7 \text{ A}, \text{ V}_{GS} = 5 \text{ V}$	Q2 Q1		5.7 1.8	8	nC
~ys		Q2	Q2		1.8		
\mathcal{Q}_{gd}	Gate-Drain Charge	$V_{DS} = -15 \text{ V}, \text{ I}_{D} = -5 \text{ A}, \text{V}_{GS} = -5 \text{ V}$	Q1		1.8		nC
			Q2		2		
	ource Diode Characte		01			10	٨
S	Maximum Continuous Drain	-Source Diode Forward Current	Q1 Q2			1.3 –1.3	A
V _{SD}	Drain-Source Diode Forwar		Q1		0.8	1.2	V
	Voltage	$V_{GS} = 0 \text{ V}, \text{ I}_{S} = -1.3 \text{ A}$ (Note 2)	Q2		-0.8	-1.2	~ ~ ~ ~
rr	Diode Reverse Recovery		Q1 Q2		20		nS
	Time	$I_{\rm F} = (A, G_{\rm iF}/G_{\rm f} = 100 \text{A}/\text{US})$	QZ		17		
lotes: . R _{0JA} is the su		$\begin{array}{ll} I_{F}=&7~A,~d_{iF}/d_{t}=100~A/\mu s\\ Q2\\ I_{F}=-5~A,~d_{iF}/d_{t}=100~A/\mu s\\ \end{array}$ ambient thermal resistance where the case thermal R_{0CA} is determined by the user's board design.	Q1 Q2	defined a	17 10 5 s the solder	mounting s	nC urface of
Notes: I. R _{eJA} is the su	Diode Reverse Recovery Charge um of the junction-to-case and case-to- s. R _{euc} is guaranteed by design while	Q2 $I_F = -5$ A, $d_{iF}/d_t = 100$ A/µs ambient thermal resistance where the case thermal	Q1 Q2	defined a	10 5	mounting s	
Notes: I. R _{eJA} is the su the drain pins	Diode Reverse Recovery Charge um of the junction-to-case and case-to- s. R _{euc} is guaranteed by design while	Q2 $I_F = -5$ A, $d_{iF}/d_t = 100$ A/µs ambient thermal resistance where the case thermal	Q1 Q2		10 5	mounting s	
Notes: I. R _{eJA} is the su the drain pins	Diode Reverse Recovery Charge um of the junction-to-case and case-to- s. R _{eUC} is guaranteed by design while a) 78°C/W when	Q2 $I_F = -5 \text{ A}, d_{iF}/d_t = 100 \text{ A/}\mu\text{s}$ ambient thermal resistance where the case thermal $R_{\theta CA}$ is determined by the user's board design. b) 125°C/W when	Q1 Q2	ප c)	10 5 s the solder 135°C/W w	hen mounte	urface of
Notes: I. R _{0JA} is the su the drain pins	Diode Reverse Recovery Charge um of the junction-to-case and case-to- s. R _{fUC} is guaranteed by design while a) 78°C/W when mounted on a 0.5 in ² pad of 2 oz	Q2 $I_F = -5 \text{ A}, d_{iF}/d_t = 100 \text{ A/}\mu\text{s}$ ambient thermal resistance where the case thermal R_{0CA} is determined by the user's board design.	Q1 Q2 reference is	ප c)	10 5 s the solder	hen mounte	urface of
lotes: . R _{0JA} is the su the drain pine	Diode Reverse Recovery Charge Im of the junction-to-case and case-to- s. R _{eJC} is guaranteed by design while a) 78°C/W when mounted on a	Q2 $I_F = -5 \text{ A}, d_{iF}/d_t = 100 \text{ A/}\mu\text{s}$ ambient thermal resistance where the case thermal R_{0CA} is determined by the user's board design. b) 125°C/W when mounted on a .02 in ²	Q1 Q2	ප c)	10 5 s the solder 135°C/W w	hen mounte	urface of
Notes: R_{0JA} is the su the drain pins $\varphi \varphi \varphi \varepsilon$	Diode Reverse Recovery Charge um of the junction-to-case and case-to- s. R _{eUC} is guaranteed by design while a) 78°C/W when mounted on a 0.5 in ² pad of 2 oz copper	Q2 $I_F = -5 \text{ A}, d_{iF}/d_t = 100 \text{ A/}\mu\text{s}$ ambient thermal resistance where the case thermal R_{0CA} is determined by the user's board design. b) 125°C/W when mounted on a .02 in ²	Q1 Q2 reference is	ප c)	10 5 s the solder 135°C/W w	hen mounte	urface of
Notes: I. R_{0JA} is the sum the drain pins Q = Q = Q	Diode Reverse Recovery Charge Im of the junction-to-case and case-to- s. R _{eJC} is guaranteed by design while a) 78°C/W when mounted on a 0.5 in ² pad of 2 oz copper	Q2 $I_F = -5 \text{ A}, d_{iF}/d_t = 100 \text{ A/}\mu\text{s}$ ambient thermal resistance where the case thermal R_{0CA} is determined by the user's board design. b) 125°C/W when mounted on a .02 in ²	Q1 Q2 reference is	ප c)	10 5 s the solder 135°C/W w	hen mounte	urface of
Notes: I. R_{aJA} is the su the drain pins $\varphi \varphi \varphi z$ φz $\varphi \varphi z$ φz φ	Diode Reverse Recovery Charge um of the junction-to-case and case-to- s. R _{INC} is guaranteed by design while a) 78°C/W when mounted on a 0.5 in ² pad of 2 oz copper	Q2 $I_F = -5 \text{ A}, d_{iF}/d_t = 100 \text{ A}/\mu\text{s}$ ambient thermal resistance where the case thermal R_{0CA} is determined by the user's board design. b) $125^{\circ}C/W$ when mounted on a .02 in ² pad of 2 oz copper	Q1 Q2 reference is	ප c)	10 5 s the solder 135°C/W w	hen mounte	urface of
Notes: $R_{0,J,A}$ is the super- the drain pins $\varphi \varphi \varphi z$ φz $\varphi \varphi z$ $\varphi \varphi z$ $\varphi \varphi z$ φz	Diode Reverse Recovery Charge Im of the junction-to-case and case-to- s. R _{eJC} is guaranteed by design while a) 78°C/W when mounted on a 0.5 in ² pad of 2 oz copper	Q2 $I_F = -5 \text{ A}, d_{iF}/d_t = 100 \text{ A}/\mu\text{s}$ ambient thermal resistance where the case thermal R_{0CA} is determined by the user's board design. b) $125^{\circ}C/W$ when mounted on a .02 in ² pad of 2 oz copper	Q1 Q2 reference is	ප c)	10 5 s the solder 135°C/W w	hen mounte	urface of
Notes: R _{0JA} is the su the drain pins $\begin{array}{c} & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ $	Diode Reverse Recovery Charge um of the junction-to-case and case-to- s. R _{euc} is guaranteed by design while a) 78°C/W when mounted on a 0.5 in ² pad of 2 oz copper etter size paper Pulse Width < 300 μs, Duty Cycle < 2.0	Q2 $I_F = -5 \text{ A}, d_{iF}/d_t = 100 \text{ A}/\mu\text{s}$ ambient thermal resistance where the case thermal R_{0CA} is determined by the user's board design. b) $125^{\circ}C/W$ when mounted on a .02 in ² pad of 2 oz copper	Q1 Q2 reference is	ව c) ල	10 5 s the solder 135°C/W w	hen mounte	urface of
Notes: R _{0JA} is the su the drain pins $\begin{array}{c} & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ $	Diode Reverse Recovery Charge um of the junction-to-case and case-to- s. R _{euc} is guaranteed by design while a) 78°C/W when mounted on a 0.5 in ² pad of 2 oz copper etter size paper Pulse Width < 300 μs, Duty Cycle < 2.0	Q2 $I_F = -5 \text{ A}, d_{iF}/d_t = 100 \text{ A/}\mu\text{s}$ ambient thermal resistance where the case thermal R_{0CA} is determined by the user's board design. b) 125°C/W when mounted on a .02 in ² pad of 2 oz copper	Q1 Q2 reference is	ව c) ල	10 5 s the solder 135°C/W w	hen mounte	urface of
Notes: I. R _{aJA} is the su the drain pins $\psi \psi \psi$ $\psi \psi$ ψ $\psi \psi$ ψ ψ ψ ψ ψ ψ ψ	Diode Reverse Recovery Charge um of the junction-to-case and case-to- s. R _{euc} is guaranteed by design while a) 78°C/W when mounted on a 0.5 in ² pad of 2 oz copper etter size paper Pulse Width < 300 μs, Duty Cycle < 2.0	Q2 $I_F = -5 \text{ A}, d_{iF}/d_t = 100 \text{ A/}\mu\text{s}$ ambient thermal resistance where the case thermal R_{0CA} is determined by the user's board design. b) 125°C/W when mounted on a .02 in ² pad of 2 oz copper	Q1 Q2 reference is	ව c) ල	10 5 s the solder 135°C/W w	hen mounte	urface of
Notes: R _{0JA} is the su the drain pins $\begin{array}{c} & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ $	Diode Reverse Recovery Charge um of the junction-to-case and case-to- s. R _{euc} is guaranteed by design while a) 78°C/W when mounted on a 0.5 in ² pad of 2 oz copper etter size paper Pulse Width < 300 μs, Duty Cycle < 2.0	Q2 $I_F = -5 \text{ A}, d_{iF}/d_t = 100 \text{ A/}\mu\text{s}$ ambient thermal resistance where the case thermal R_{0CA} is determined by the user's board design. b) 125°C/W when mounted on a .02 in ² pad of 2 oz copper	Q1 Q2 reference is	ව c) ල	10 5 s the solder 135°C/W w	hen mounte	urface of
Notes: I. R _{aJA} is the su the drain pins $\psi \psi \psi$ $\psi \psi$ ψ $\psi \psi$ ψ ψ ψ ψ ψ ψ ψ	Diode Reverse Recovery Charge um of the junction-to-case and case-to- s. R _{euc} is guaranteed by design while a) 78°C/W when mounted on a 0.5 in ² pad of 2 oz copper etter size paper Pulse Width < 300 μs, Duty Cycle < 2.0	Q2 $I_F = -5 \text{ A}, d_{iF}/d_t = 100 \text{ A/}\mu\text{s}$ ambient thermal resistance where the case thermal R_{0CA} is determined by the user's board design. b) 125°C/W when mounted on a .02 in ² pad of 2 oz copper	Q1 Q2 reference is	ව c) ල	10 5 s the solder 135°C/W w	hen mounte	urface of
Notes: I. R _{aJA} is the su the drain pins $\psi \psi \psi$ $\psi \psi$ ψ $\psi \psi$ ψ ψ ψ ψ ψ ψ ψ	Diode Reverse Recovery Charge um of the junction-to-case and case-to- s. R _{euc} is guaranteed by design while a) 78°C/W when mounted on a 0.5 in ² pad of 2 oz copper etter size paper Pulse Width < 300 μs, Duty Cycle < 2.0	Q2 $I_F = -5 \text{ A}, d_{iF}/d_t = 100 \text{ A/}\mu\text{s}$ ambient thermal resistance where the case thermal R_{0CA} is determined by the user's board design. b) 125°C/W when mounted on a .02 in ² pad of 2 oz copper	Q1 Q2 reference is	ව c) ල	10 5 s the solder 135°C/W w	hen mounte	urface of
Notes: I. R _{aJA} is the su the drain pins $\psi \psi \psi$ $\psi \psi$ ψ $\psi \psi$ ψ ψ ψ ψ ψ ψ ψ	Diode Reverse Recovery Charge um of the junction-to-case and case-to- s. R _{euc} is guaranteed by design while a) 78°C/W when mounted on a 0.5 in ² pad of 2 oz copper etter size paper Pulse Width < 300 μs, Duty Cycle < 2.0	Q2 $I_F = -5 \text{ A}, d_{iF}/d_t = 100 \text{ A/}\mu\text{s}$ ambient thermal resistance where the case thermal R_{0CA} is determined by the user's board design. b) 125°C/W when mounted on a .02 in ² pad of 2 oz copper	Q1 Q2 reference is	ව c) ල	10 5 s the solder 135°C/W w	hen mounte	urface of
Notes: I. R _{aJA} is the su the drain pins $\psi \psi \psi$ $\psi \psi$ ψ $\psi \psi$ ψ ψ ψ ψ ψ ψ ψ	Diode Reverse Recovery Charge um of the junction-to-case and case-to- s. R _{euc} is guaranteed by design while a) 78°C/W when mounted on a 0.5 in ² pad of 2 oz copper etter size paper Pulse Width < 300 μs, Duty Cycle < 2.0	Q2 $I_F = -5 \text{ A}, d_{iF}/d_t = 100 \text{ A/}\mu\text{s}$ ambient thermal resistance where the case thermal R_{0CA} is determined by the user's board design. b) 125°C/W when mounted on a .02 in ² pad of 2 oz copper	Q1 Q2 reference is	ව c) ල	10 5 s the solder 135°C/W w	hen mounte	urface of
the drain pins of the drain pi	Diode Reverse Recovery Charge um of the junction-to-case and case-to- s. R _{euc} is guaranteed by design while a) 78°C/W when mounted on a 0.5 in ² pad of 2 oz copper etter size paper Pulse Width < 300 μs, Duty Cycle < 2.0	Q2 $I_F = -5 \text{ A}, d_{iF}/d_t = 100 \text{ A/}\mu\text{s}$ ambient thermal resistance where the case thermal R_{0CA} is determined by the user's board design. b) 125°C/W when mounted on a .02 in ² pad of 2 oz copper	Q1 Q2 reference is	ව c) ල	10 5 s the solder 135°C/W w	hen mounte	urface of


FDS8960C Rev C1(W)


FDS8960C Dual N & P-Channel PowerTrench® MOSFET




FDS8960C Rev C1(W)







FDS8960C Dual N & P-Channel PowerTrench[®] MOSFET



FDS8960C Rev C1(W)

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent-Marking.pdf</u>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor has against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death ass

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81–3–5817–1050 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative

© Semiconductor Components Industries, LLC

Downloaded from Arrow.com.