MOSFET – Power, Single N-Channel 40 V, 4.0 m Ω , 85 A

Features

- Small Footprint (3.3 x 3.3 mm) for Compact Design
- Low R_{DS(on)} to Minimize Conduction Losses
- Low Capacitance to Minimize Driver Losses
- NVTFS5C454NLWF Wettable Flanks Product
- AEC-Q101 Qualified and PPAP Capable
- These Devices are Pb-Free and are RoHS Compliant

MAXIMUM RATINGS (T_J = 25°C unless otherwise noted)

Parameter			Symbol	Value	Unit
Drain-to-Source Voltage			V_{DSS}	40	V
Gate-to-Source Voltage			V _{GS}	±20	V
Continuous Drain		T _C = 25°C	I _D	85	Α
Current R _{θJC} (Notes 1, 2, 3, 4)	Steady	T _C = 100°C		60	
Power Dissipation	State	T _C = 25°C	P_{D}	55	W
R _{θJC} (Notes 1, 2, 3)		T _C = 100°C		27	
Continuous Drain		T _A = 25°C	I _D	20	Α
Current R _{θJA} (Notes 1 & 3, 4)	Steady State	T _A = 100°C		14	
Power Dissipation		T _A = 25°C	P_{D}	3.2	W
R _{θJA} (Notes 1, 3)		T _A = 100°C		1.6	
Pulsed Drain Current	T _A = 25	°C, t _p = 10 μs	I _{DM}	520	Α
Operating Junction and Storage Temperature			T _J , T _{stg}	-55 to +175	°C
Source Current (Body Diode)			I _S	61	Α
Single Pulse Drain-to-Source Avalanche Energy (I _{L(pk)} = 5 A)			E _{AS}	202	mJ
Lead Temperature for Soldering Purposes (1/8" from case for 10 s)			TL	260	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

THERMAL RESISTANCE MAXIMUM RATINGS (Note 1)

Parameter	Symbol	Value	Unit
Junction-to-Case - Steady State (Note 3)	$R_{ heta JC}$	2.7	°C/W
Junction-to-Ambient - Steady State (Note 3)	$R_{\theta JA}$	47	

- The entire application environment impacts the thermal resistance values shown, they are not constants and are only valid for the particular conditions noted.
- 2. Psi (Ψ) is used as required per JESD51–12 for packages in which substantially less than 100% of the heat flows to single case surface.
- 3. Surface-mounted on FR4 board using a 650 mm², 2 oz. Cu pad.
- Continuous DC current rating. Maximum current for pulses as long as 1 second is higher but is dependent on pulse duration and duty cycle.




ON Semiconductor®

www.onsemi.com


V _{(BR)DSS}	R _{DS(on)} MAX	I _D MAX
40 V	4.0 mΩ @ 10 V	85 A
40 V	6.9 mΩ @ 4.5 V	55 A

N-Channel



WDFN8

WDFN8 (μ8FL) CASE 511AB



XXXX = Specific Device Code A = Assembly Location

Y = Year
WW = Work Week
Pb-Free Package

(Note: Microdot may be in either location)

ORDERING INFORMATION

See detailed ordering, marking and shipping information in the package dimensions section on page 5 of this data sheet.

ELECTRICAL CHARACTERISTICS ($T_J = 25^{\circ}C$ unless otherwise noted)

Parameter	Symbol	Test Condition		Min	Тур	Max	Unit
OFF CHARACTERISTICS					•		
Drain-to-Source Breakdown Voltage	V _{(BR)DSS}	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$		40			V
Zero Gate Voltage Drain Current	I _{DSS}	$V_{GS} = 0 \text{ V},$ $T_{J} = 25^{\circ}\text{C}$			1	10	μΑ
		$V_{DS} = 40 \text{ V}$	$V_{DS} = 40 \text{ V}$ $T_{J} = 125^{\circ}\text{C}$		1	250	
Gate-to-Source Leakage Current	I _{GSS}	$V_{DS} = 0 V, V_{G}$	_S = 20 V			100	nA
ON CHARACTERISTICS (Note 5)							
Gate Threshold Voltage	V _{GS(TH)}	$V_{GS} = V_{DS}, I_{D} = 50 \mu A$		1.2		2.2	V
Drain-to-Source On Resistance	R _{DS(on)}	V _{GS} = 10 V, I _E	V _{GS} = 10 V, I _D = 20 A		3.3	4.0	mΩ
		V _{GS} = 4.5 V, I _D = 20 A			5.5	6.9	
Forward Transconductance	9 _{FS}	V _{DS} = 15 V, I _E	₀ = 40 A		80		S
CHARGES AND CAPACITANCES		•					
Input Capacitance	C _{iss}	V _{GS} = 0 V, f =			1600		pF
Output Capacitance	C _{oss}	V _{DS} = 25 V			590		
Reverse Transfer Capacitance	C _{rss}				21		
Total Gate Charge	Q _{G(TOT)}	$V_{GS} = 4.5 \text{ V}, V_{DS} = 20 \text{ V}, I_D = 40 \text{ A}$ $V_{GS} = 10 \text{ V}, V_{DS} = 20 \text{ V}, I_D = 40 \text{ A}$			8.2		nC
Threshold Gate Charge	Q _{G(TH)}				2		nC
Gate-to-Source Charge	Q_{GS}				3.8		1
Gate-to-Drain Charge	Q_{GD}				2.1		
Total Gate Charge	Q _{G(TOT)}				18		nC
SWITCHING CHARACTERISTICS (No	ote 6)						
Turn-On Delay Time	t _{d(on)}				9.3		ns
Rise Time	t _r	$V_{GS} = 4.5 \text{ V}, V_{DS} = 20 \text{ V},$ $I_{D} = 40 \text{ A}$			100		
Turn-Off Delay Time	t _{d(off)}				17		
Fall Time	t _f				4		
DRAIN-SOURCE DIODE CHARACTER	RISTICS						
Forward Diode Voltage	V_{SD}	$ \begin{array}{c} V_{GS} = 0 \text{ V}, \\ I_{S} = 40 \text{ A} \\ \end{array} \qquad \begin{array}{c} T_{J} = 25^{\circ}\text{C} \\ \hline T_{J} = 125^{\circ}\text{C} \end{array} $	T _J = 25°C		0.86	1.2	V
				0.75			
Reverse Recovery Time	t _{RR}	$V_{GS} = 0 \text{ V, } dl_S/dt = 100 \text{ A/}\mu\text{s,}$ $l_S = 40 \text{ A}$			29		ns
Charge Time	ta				14		
Discharge Time	t _b				15		
Reverse Recovery Charge	Q_{RR}			_	20		nC

^{5.} Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
6. Switching characteristics are independent of operating junction temperatures.


TYPICAL CHARACTERISTICS

80

70

60


V_{DS} = 10 V



ID, DRAIN CURRENT (A) 50 40 30 $T_J = 25^{\circ}C$ 20 10 $T_J = 125^{\circ}C$ $T_J = -55^{\circ}C$ 0 0 2 3

Figure 1. On-Region Characteristics

V_{GS}, GATE-TO-SOURCE VOLTAGE (V) Figure 2. Transfer Characteristics







Figure 3. On-Resistance vs. Gate-to-Source Voltage

Figure 4. On-Resistance vs. Drain Current and **Gate Voltage**







Figure 5. On-Resistance Variation with **Temperature**

Figure 6. Drain-to-Source Leakage Current vs. Voltage

TYPICAL CHARACTERISTICS



 $V_{DS}\left(V\right)$ Figure 11. Safe Operating Area

10

1E-3

1E-2

100

1E-4

TYPICAL CHARACTERISTICS




Figure 13. Thermal Characteristics

DEVICE ORDERING INFORMATION

Device	Marking	Package	Shipping [†]
NVTFS5C454NLTAG	454L	WDFN8 (Pb-Free)	1500 / Tape & Reel
NVTFS5C454NLWFTAG	54LW	WDFN8 (Pb-Free, Wettable Flanks)	1500 / Tape & Reel

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.