


High voltage high and low-side driver

Datasheet - production data



Features

- High voltage rail up to 600 V
- dV/dt immunity ± 50 V/nsec in full temperature range
- Driver current capability:
 - 400 mA source
 - 650 mA sink
- Switching times 50/30 nsec rise/fall with 1 nF load
- CMOS/TTL Schmitt trigger inputs with hysteresis and pull-down
- Undervoltage lockout on lower and upper driving section
- Integrated bootstrap diode
- · Outputs in phase with inputs

Applications

- · Home appliances
- Induction heating
- Industrial applications and drives
- Motor drivers
 - SR motors
 - DC, AC, PMDC and PMAC motors
- Asymmetrical half-bridge topologies
- HVAC

Downloaded from Arrow.com.

- Lighting applications
- · Factory automation
- Power supply systems

Description

The L6386E is a high voltage gate driver, manufactured with the BCD™ "offline" technology, and able to drive simultaneously one high and one low-side power MOSFET or IGBT device. The high-side (floating) section is able to work with voltage rail up to 600 V. Both device outputs can independently sink and source 650 mA and 400 mA respectively and can be simultaneously driven high in order to drive asymmetrical half-bridge configurations.

The L6386E device provides two input pins, two output pins and an enable pin (SD), and guarantees the outputs switch in phase with inputs. The logic inputs are CMOS/TTL compatible to ease the interfacing with controlling devices.

The L6386E integrates a comparator (inverting input internally referenced to 0.5 V) that can be used to protect the device against fault events, like the overcurrent. The DIAG output is a diagnostic pin, driven by the comparator, and used to signal a fault event occurrence to the controlling device.

The bootstrap diode is integrated in the driver allowing a more compact and reliable solution.

The L6386E device features the UVLO protection on both supply voltages (V_{CC} and V_{BOOT}) ensuring greater protection against voltage drops on the supply lines.

The device is available in a DIP-14 tube and SO-14 tube, and tape and reel packaging options.

Contents L6386E

Contents

1	Bloc	ck diagram	 . 3
2	Elec	trical data	 . 4
	2.1	Absolute maximum ratings	 . 4
	2.2	Thermal data	 . 4
	2.3	Recommended operating conditions	 . 4
3	Pin c	connection	 . 5
4	Elec	trical characteristics	 . 6
	4.1	AC operation	 . 6
	4.2	DC operation	 . 6
	4.3	Timing diagram	 . 8
5	Boot	tstrap driver	 . 9
	C_{BOC}	_{DT} selection and charging	 . 9
6	Турі	cal characteristic	 11
7	Pack	kage information	 14
	7.1	DIP-14 package information	 15
	7.2	SO-14 package information	 16
8	Orde	er codes	 17
9	Revi	ision history	18



L6386E Block diagram

1 Block diagram

BOOTSTRAP DRIVER V_{BOOT} СВООТ UV DETECTION UV DETECTION HVG DRIVER R LEVEL HIN OUT SHIFTER TO LOAD 12 LOGIC LVG SD LVG DRIVER PGND LIN DIAG 5 **VREF** SGND 6 CIN D97IN520Dv1

Figure 1. Block diagram

Electrical data L6386E

2 Electrical data

2.1 Absolute maximum ratings

Table 1. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V _{OUT}	Output voltage	-3 to V _{BOOT} - 18	V
V _{CC}	Supply voltage	- 0.3 to +18	V
V _{BOOT}	Floating supply voltage	-1 to 618	V
V _{hvg}	High-side gate output voltage	- 1 to V _{BOOT}	V
V _{Ivg}	Low-side gate output voltage	-0.3 to V _{CC} +0.3	V
V _i	Logic input voltage	-0.3 to V _{CC} +0.3	V
V_{DIAG}	Open drain forced voltage	-0.3 to V _{CC} +0.3	V
V _{CIN}	Comparator input voltage	-0.3 to V _{CC} +0.3	V
dV _{out} /dt	Allowed output slew rate	50	V/ns
P _{tot}	Total power dissipation (T _J = 85 °C)	750	mW
T _j	Junction temperature	150	°C
T _{stg}	Storage temperature	-50 to 150	°C

2.2 Thermal data

Table 2. Thermal data

Symbol	Parameter	SO-14	DIP-14	Unit
R _{th(JA)}) Thermal resistance junction to ambient		100	°C/W

2.3 Recommended operating conditions

Table 3. Recommended operating conditions

Symbol	Pin	Parameter	Test condition	Min.	Тур.	Max.	Unit
V _{OUT}	12	Output voltage		(1)		580	V
V _{BS} ⁽²⁾	14	Floating supply voltage		(1)		17	V
f _{sw}		Switching frequency	HVG, LVG load C _L = 1 nF			400	kHz
V _{CC}	4	Supply voltage				17	V
T _J		Junction temperature		-45		125	°C

^{1.} If the condition V_{BOOT} - V_{OUT} < 18 V is guaranteed, V_{OUT} can range from -3 to 580 V.

577

^{2.} $V_{BS} = V_{BOOT} - V_{OUT}$

L6386E Pin connection

3 Pin connection

Figure 2.Pin connection (top view)




Table 4. Pin description

No.	Pin	Туре	Function
1	LIN	I	Low-side driver logic input
2	SD ⁽¹⁾	I	Shutdown logic input
3	HIN	I	High-side driver logic input
4	V_{CC}	Р	Low voltage supply
5	DIAG	0	Open drain diagnostic output
6	CIN	I	Comparator input
7	SGND	Р	Ground
8	PGND	Р	Power ground
9	LVG ⁽¹⁾	0	Low-side driver output
10, 11	N.C.		Not connected
12	OUT	Р	High-side driver floating driver
13	HVG ⁽¹⁾	0	High-side driver output
14	V _{BOOT}	Р	Bootstrapped supply voltage

The circuit guarantees 0.3 V maximum on the pin (at I_{sink} = 10 mA), with V_{CC} > 3 V. This allows to omit the "bleeder" resistor connected between the gate and the source of the external MOSFET normally used to hold the pin low; the gate driver assures low impedance also in SD condition.

Electrical characteristics L6386E

4 Electrical characteristics

4.1 AC operation

 V_{CC} = 15 V; T_J = 25 °C.

Table 5. AC operation electrical characteristics

Symbol	Pin	Parameter	Test condition	Min.	Тур.	Max.	Unit
t _{on}	1, 3 vs. 9, 13	High/low-side driver turn-on propagation delay			110	150	ns
t _{off}	1, 3 vs. 9, 13	High/low-side driver turn-off propagation delay	V _{OUT} = 0 V		110	150	ns
t _{sd}	2 vs. 9, 13	Shut down to high/low-side propagation delay			105	150	
t _r	9, 13	Rise time	C _L = 1000 pF		50		ns
t _f	9, 13	Fall time	C _L = 1000 pF		30		ns

4.2 DC operation

 V_{CC} = 15 V; T_J = 25 °C.

Table 6. DC operation electrical characteristics

Symbol	Pin	Parameter	Test condition	Min.	Тур.	Max.	Unit	
Low sup	Low supply voltage section							
V _{CCTh1}		V _{CC} UV turn-on threshold		11.5	12	12.5	V	
V _{CCTh2}		V _{CC} UV turn-off threshold		9.5	10	10.5	V	
V _{CChys}	4	V _{CC} UV hysteresis			2		V	
I _{QCCU}	·	Undervoltage quiescent supply current	V _{CC} ≤ 11 V		200		μА	
I _{QCC}		Quiescent current	V _{CC} = 15 V		250	320	μА	
Bootstra	pped supply	section						
V_{BS}		Bootstrap supply voltage				17	V	
V _{BSth1}		V _{BS} UV turn-on threshold		10.7	11.9	12.9	V	
V _{BSth2}	14	V _{BS} UV turn-off threshold		8.8	9.9	10.7	V	
V _{BShys}	14	V _{BS} UV hysteresis			2		V	
I _{QBS}		V _{BS} quiescent current	HVG ON			200	μА	
I _{lk}		High voltage leakage current	V _{hvg} = V _{OUT} = V _{BOOT} = 600 V			10	μА	
R _{dson}		Bootstrap driver on-resistance ⁽¹⁾	$V_{CC} \ge 12.5 \text{ V}; V_{IN} = 0 \text{ V}$		125		Ω	

577

6/19 DocID13989 Rev 4

Table 6. DC operation electrical characteristics (continued)

Symbol	Pin	Parameter	Test condition	Min.	Тур.	Max.	Unit		
Driving b	Driving buffers section								
I _{so}	9, 13	High/low-side source short- circuit current	1 Vivi = Viv (1 < 10.118)		400		mA		
I _{si}	9, 13	High/low-side sink short-circuit current	V _{IN} = V _{il} (tp < 10 μs)	500	650		mA		
Logic inp	Logic inputs								
V _{il}		Low level logic threshold voltage				1.5	V		
V _{ih}	1,2,3	High level logic threshold voltage		3.6			V		
I _{ih}	1,2,3	High level logic input current	V _{IN} = 15 V		50	70	μА		
I _{il}		Low level logic input current	V _{IN} = 0 V			1	μА		
Sense co	omparator								
V _{io}		Input offset voltage		-10		10	mV		
I _{io}	6	Input bias current	$V_{CIN} \ge 0.5$		0.2		μА		
V _{ol}	2	Open drain low level output voltage	I _{od} = -2.5 mA			0.8	٧		
V _{ref}		Comparator reference voltage		0.46	0.5	0.54	V		

^{1.} $R_{DS(on)}$ is tested in the following way:


$$R_{DSON} = \frac{(V_{CC} - V_{BOOT1}) - (V_{CC} - V_{BOOT2})}{I_1(V_{CC}, V_{BOOT1}) - I_2(V_{CC}, V_{BOOT2})}$$

where I_1 is pin 14 current when $V_{BOOT} = V_{BOOT1}$, I_2 when $V_{BOOT} = V_{BOOT2}$.

Electrical characteristics L6386E

4.3 Timing diagram

Figure 3. Input/output timing diagram



Note:

If SD is set low, each output remains in shut-down condition also after the rising edge of SD, until the first rising edge of the input signal occurs.

L6386E Bootstrap driver

5 Bootstrap driver

A bootstrap circuitry is needed to supply the high voltage section. This function is normally accomplished by a high voltage fast recovery diode (*Figure 4* a). In the L6386E device a patented integrated structure replaces the external diode. It is realized by a high voltage DMOS, driven synchronously with the low-side driver (LVG), with a diode in series, as shown in *Figure 4* b. An internal charge pump (*Figure 4* b) provides the DMOS driving voltage. The diode connected in series to the DMOS has been added to avoid undesirable turn-on.

CBOOT selection and charging

To choose the proper C_{BOOT} value the external MOSFET can be seen as an equivalent capacitor. This capacitor C_{EXT} is related to the MOSFET total gate charge:

Equation 1

$$C_{EXT} = \frac{Q_{gate}}{V_{gate}}$$

The ratio between the capacitors C_{EXT} and C_{BOOT} is proportional to the cyclical voltage loss. It has to be:

E.g.: if Q_{gate} is 30 nC and V_{gate} is 10 V, C_{EXT} is 3 nF. With C_{BOOT} = 100 nF the drop would be 300 mV.

If HVG has to be supplied for a long time, the C_{BOOT} selection has to take into account also the leakage losses.

E.g.: HVG steady state consumption is lower than 200 μ A, so if HVG T_{ON} is 5 ms, C_{BOOT} has to supply 1 μ C to C_{EXT}. This charge on a 1 μ F capacitor means a voltage drop of 1 V.

The internal bootstrap driver gives great advantages: the external fast recovery diode can be avoided (it usually has great leakage current).

This structure can work only if V_{OUT} is close to GND (or lower) and in the meanwhile the LVG is on. The charging time (T_{charge}) of the C_{BOOT} is the time in which both conditions are fulfilled and it has to be long enough to charge the capacitor.

The bootstrap driver introduces a voltage drop due to the DMOS R_{DSon} (typical value: 125 Ω). At low frequency this drop can be neglected. Anyway increasing the frequency it must be taken in to account.

The following equation is useful to compute the drop on the bootstrap DMOS:

Equation 2

$$V_{drop} = I_{charge}R_{dson} \rightarrow V_{drop} = \frac{Q_{gate}}{T_{charge}}R_{dson}$$

where Q_{gate} is the gate charge of the external power MOSFET, R_{DSon} is the on-resistance of the bootstrap DMOS, and T_{charge} is the charging time of the bootstrap capacitor.



DocID13989 Rev 4 9/19

Bootstrap driver L6386E


For example: using a power MOSFET with a total gate charge of 30 nC the drop on the bootstrap DMOS is about 1 V, if the T_{charge} is 5 μs . In fact:

Equation 3

$$V_{drop} = \frac{30nC}{5\mu s} \cdot 125\Omega \sim 0.8V$$

 V_{drop} has to be taken into account when the voltage drop on C_{BOOT} is calculated: if this drop is too high, or the circuit topology doesn't allow a sufficient charging time, an external diode can be used.

Figure 4. Bootstrap driver



577

10/19 DocID13989 Rev 4

6 Typical characteristic






Figure 6. Quiescent current vs. supply voltage

lq (μA) 10⁴
10³
10²
10
0 2 4 6 8 10 12 14 16 V_S(V)

Figure 7. Turn-on time vs. temperature 250 @ Vcc = 15V 200 150 (ns) Ton (Тур 100 50 0 -25 0 50 75 100 -45 25 Tj (°C)


Figure 8. V_{BOOT} UV turn-on threshold vs. temperature 15 @ Vcc = 15V_ 14 13 (S) 12 11 11 Тур. 10 9 8 -25 100 125 -45 0 25 50 75 Tj (°C)











Typical characteristic L6386E














DocID13989 Rev 4

12/19

3
2.5
Typ.

1.5

1
-45 -25 0 25 50 75 100 125
Tj (°C)

Figure 17. V_{CC} UV hysteresis vs. temperature



Package information L6386E

7 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK[®] packages, depending on their level of environmental compliance. ECOPACK[®] specifications, grade definitions and product status are available at: www.st.com. ECOPACK[®] is an ST trademark.



L6386E Package information

7.1 DIP-14 package information

Figure 18. DIP-14 package outline

Table 7. DIP-14 package mechanical data

Symbol	Dimensions (mm)			Dimensions (inch)		
Symbol	Min.	Тур.	Max.	Min.	Тур.	Max.
a1	0.51			0.020		
В	1.39		1.65	0.055		0.065
b		0.5			0.020	
b1		0.25			0.010	
D			20			0.787
E		8.5			0.335	
е		2.54			0.100	
e3		15.24			0.600	
F			7.1			0.280
I			5.1			0.201
L		3.3			0.130	
Z	1.27		2.54	0.050		0.100

Package information L6386E

7.2 SO-14 package information

D

hx45'

hx45'

Add C

SEATING PLANE

GAGE PLANE

14

B

0016019 D

Figure 19. SO-14 package outline

Table 8. SO-14 package mechanical data

0	D	Dimensions (mm)			Dimensions (inch)		
Symbol	Min.	Тур.	Max.	Min.	Тур.	Max.	
Α	1.35		1.75	0.053		0.069	
A1	0.10		0.30	0.004		0.012	
A2	1.10		1.65	0.043		0.065	
В	0.33		0.51	0.013		0.020	
С	0.19		0.25	0.007		0.01	
D ⁽¹⁾	8.55		8.75	0.337		0.344	
Е	3.80		4.0	0.150		0.157	
е		1.27			0.050		
Н	5.8		6.20	0.228		0.244	
h	0.25		0.50	0.01		0.02	
L	0.40		1.27	0.016		0.050	
k	0° (min.), 8° (max.)						
ddd			0.10			0.004	

 [&]quot;D" dimension does not include mold flash, protrusions or gate burrs. Mold flash, protrusions or gate burrs shall not exceed 0.15 mm per side.

57

16/19 DocID13989 Rev 4

L6386E Order codes

8 Order codes

Table 9. Device summary

Part number	Package	Packaging	
L6386E	DIP-14	Tube	
L6386ED	SO-14	Tube	
L6386ED013TR	30-14	Tape and reel	

Revision history L6386E

9 Revision history

Table 10. Document revision history

Date	Revision	Changes
20-Jun-2014	3	Added Section: Applications on page 1. Updated Section: Description on page 1 (replaced by new description). Updated Table 1: Device summary on page 1 (moved from page 17 to page 1, renamed title of Table 1). Updated Figure 1: Block diagram on page 3 (moved from page 1 to page 3, added Section 1: Block diagram on page 3). Updated Section 2.1: Absolute maximum ratings on page 4 (removed note below Table 1: Absolute maximum ratings). Updated Table 4: Pin description on page 5 (updated "Type" of several pins). Updated Table 6: DC operation electrical characteristics on page 6 (removed V _{CC} symbol including all parameters, test conditions and values). Numbered Equation 1 on page 9, Equation 2 on page 9 and Equation 3 on page 10. Updated Section 7: Package information on page 14 [updated/added titles, reversed order of Figure 18 and Table 7, Figure 19 and Table 8 (numbered tables), removed 3D package figures, minor modifications]. Minor modifications throughout document.
15-Jan-2016	4	Updated Section: Description on page 1 (updated text and replaced "power MOS" by "power MOSFET"). Updated Table 6 on page 6 (updated "Symbols", "Parameter", and "Test condition", and note 1. below Table 6 (replaced "V _{CBOOTx} " by "V _{BOOTx} "). Updated Figure 3 on page 8 (replaced by new figure, added Note:). Moved Table 9 on page 17 (moved from page 1 to page 17, added title of Section 8: Order codes). Minor modifications throughout document.



IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2016 STMicroelectronics – All rights reserved



DocID13989 Rev 4

19/19