

VNP49N04

OMNIFET : FULLY AUTOPROTECTED POWER MOSFET

TYPE	V _{clamp}	R _{DS(on)}	l _{lim}
VNP49N04	42 V	0.02 Ω	49 A

- LINEAR CURRENT LIMITATION
- THERMAL SHUT DOWN
- SHORT CIRCUIT PROTECTION
- INTEGRATED CLAMP
- LOW CURRENT DRAWN FROM INPUT PIN
- DIAGNOSTIC FEEDBACK THROUGH INPUT PIN
- ESD PROTECTION
- DIRECT ACCESS TO THE GATE OF THE POWER MOSFET (ANALOG DRIVING)
- COMPATIBLE WITH STANDARD POWER MOSFET
- STANDARD TO-220 PACKAGE


DESCRIPTION

The VNP49N04 is a monolithic device made using STMicroelectronics VIPower Technology, intended for replacement of standard power MOSFETS in DC to 50 KHz applications. Built-in thermal shut-down, linear current limitaTO-220

tion and overvoltage clamp protect the chip in harsh enviroments.

Fault feedback can be detected by monitoring the voltage at the input pin.

BLOCK DIAGRAM



September 2013

ABSOLUTE MAXIMUM RATING

Symbol	Parameter	Value		
V _{DS}	Drain-source Voltage (V _{in} = 0)	Internally Clamped		
Vin	Input Voltage	18	V	
ID	Drain Current	Internally Limited		
I _R	Reverse DC Output Current	-50		
Vesd	Electrostatic Discharge (C= 100 pF, R=1.5 KΩ)	2000		
P _{tot}	Total Dissipation at $T_c = 25 \ ^{\circ}C$	125		
Tj	Operating Junction Temperature	Internally Limited		
Tc	Case Operating Temperature	Internally Limited	°C	
T _{stg}	Storage Temperature	-55 to 150	⊃°C	
HERMA	L DATA	duc		
D	The second Design of the second second		000	

THERMAL DATA

R _{thj-case}	Thermal Resistance Junction-case	Max 01	°C/W
R _{thj-amb}	Thermal Resistance Junction-ambient	Max 62.5	°C/W

 \sim

v 0 **ELECTRICAL CHARACTERISTICS** (T_{case} = 25 °C unless otherwise specified)

OFF

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
VCLAMP	Drain-source Clamp Voltage	$I_D = 200 \text{ mA}$ $V_{in} = 0$	36	42	48	V
V _{CLTH}	Drain-source Clamp Threshold Voltage	$I_D = 2 \text{ mA}$ $V_{in} = 0$	35			V
VINCL	Input-Source Reverse Clamp Voltage	lin = -1 mA	-1		-0.3	V
I _{DSS}	Zero Input Voltage Drain Current (V _{in} = 0)				50 200	μΑ μΑ
l _{ISS}	Supply Current from Input Pin	$V_{DS} = 0 V V_{in} = 10 V$		250	500	μA

DN (*)]				
Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
V _{IN(th)}	Input Threshold Voltage	$V_{DS} = V_{in}$ $I_D + I_{in} = 1 \text{ mA}$	0.8		3	V
$R_{DS(on)}$	Static Drain-source On Resistance				0.02 0.025	Ω Ω

DYNAMIC

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
g _{fs} (*)	Forward Transconductance	$V_{DS} = 13 V$ $I_D = 25 A$	25	30		S
Coss	Output Capacitance	$V_{DS} = 13 V$ f = 1 MHz $V_{in} = 0$		1100	1500	рF

57

2/11

ELECTRICAL CHARACTERISTICS (continued)

SWITCHING (**)

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
t _{d(on)} tr t _{d(off)} t _f	Turn-on Delay Time Rise Time Turn-off Delay Time Fall Time			200 1300 800 300	300 1800 1200 450	ns ns ns ns
t _{d(on)} t _r t _{d(off)} t _f	Turn-on Delay Time Rise Time Turn-off Delay Time Fall Time			1.3 3.8 12 6.1	1.9 5.2 14 8.5	μs μs μs μs
(di/dt) _{on}	Turn-on Current Slope			25		A/µs
Qi	Total Input Charge	$V_{DD} = 15 \text{ V}$ $I_{D} = 25 \text{ A}$ $V_{in} = 10 \text{ V}$		100	C	nC

SOURCE DRAIN DIODE

Qi	Total Input Charge	$V_{DD} = 15 \text{ V}$ $I_D = 25 \text{ A}$ $V_{in} = 10 \text{ V}$		100	C	nC
SOURCE I	DRAIN DIODE			ogr	<u> </u>	
Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
Vsd (*)	Forward On Voltage	IsD = 25 A Vin = 0			1.6	V
t _{rr} (**)	Reverse Recovery Time	$I_{SD} = 25 \text{ A}$ di/dt = 100 A/µs V _{DD} = 30 V $T_i = 25 \text{ °C}$		250		ns
Qrr (**)	Reverse Recovery	(see test circuit, figure 5)		910		nC
I _{RRM} (**)	Charge Reverse Recovery Current	00		7.5		A

PROTECTION

					1	
Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
l _{lim}	Drain Current Limit		30 30	49 49	68 68	A A
t _{dlim} (**)	Step Response Current Limit	V _{in} = 10 V V _{in} = 5 V		35 90	50 150	μs μs
T _{jsh} (**)	Overtemperature Shutdown		150			°C
T _{jrs} (**)	Overtemperature Reset		135			°C
I _{gf} (**)	Fault Sink Current			50 20		mA mA
E _{as} (**)	Single Pulse Avalanche Energy	starting T _j = 25 °C V _{DD} = 20 V V _{in} = 10 V R _{gen} = 1 K Ω L = 6 mH	4			J

(*) Pulsed: Pulse duration = 300 $\mu s,$ duty cycle 1.5 % (**) Parameters guaranteed by design/characterization



PROTECTION FEATURES

During normal operation, the Input pin is electrically connected to the gate of the internal power MOSFET. The device then behaves like a standard power MOSFET and can be used as a switch from DC to 50 KHz. The only difference from the user s standpoint is that a small DC current (I_{iss}) flows into the Input pin in order to supply the internal circuitry.


The device integrates:

- OVERVOLTAGE CLAMP PROTECTION: internally set at 42V, along with the rugged avalanche characteristics of the Power MOSFET stage give this device unrivalled ruggedness and energy handling capability. This feature is mainly important when driving inductive loads.
- LINEAR CURRENT LIMITER CIRCUIT: limits the drain current ld to llim whatever the Input pin voltage. When the current limiter is active, the device operates in the linear region, so power dissipation may exceed the capability of the heatsink. Both case and junction temperatures increase, and if this phase lasts long enough, junction temperature may reach the overtemperature threshold T_{jsh}.
- OVERTEMPERATURE AND SHORT CIRCUIT PROTECTION: these are based on sensing the chip temperature and are not dependent on the input voltage. The location of the sensing element on the chip in the power stage area ensures fast, accurate detection of the junction temperature. Overtemperature cutout occurs at minimum 150°C. The device is automatically restarted when the chip temperature falls below 135°C.
- STATUS FEEDBACK: In the case of an overtemperature fault condition, a Status Feedback is provided through the Input pin. The internal protection circuit disconnects the input from the gate and connects it instead to ground via an equivalent resistance of 100 Ω . The failure can be detected by monitoring the voltage at the Input pin, which will be close to ground potential.


Additional features of this device are ESD protection according to the Human Body model and the ability to be driven from a TTL Logic circuit (with a small increase in R_{DS(on)}).

۲Ţ


Thermal Impedance




Output Characteristics





Static Drain-Source On Resistance vs Input Voltage





Derating Curve













Static Drain-Source On Resistance


Capacitance Variations




Normalized On Resistance vs Temperature




Input Charge vs Input Voltage




Normalized Input Threshold Voltage vs Temperature




Normalized On Resistance vs Temperature




Turn-on Current Slope




Turn-off Drain-Source Voltage Slope










Turn-on Current Slope














Switching Time Resistive Load




Step Response Current Limit



Current Limit vs Junction Temperature





Source Drain Diode Forward Characteristics



5

Fig. 1: Unclamped Inductive Load Test Circuits








Fig. 5: Test Circuit For Inductive Load Switching And Diode Recovery Times






Fig. 2: Unclamped Inductive Waveforms











Fig. 6: Waveforms



VNP49N04

TO-220 MECHANICAL DATA





Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

ST PRODUCTS ARE NOT DESIGNED OR AUTHORIZED FOR USE IN: (A) SAFETY CRITICAL APPLICATIONS SUCH AS LIFE SUPPORTING, ACTIVE IMPLANTED DEVICES OR SYSTEMS WITH PRODUCT FUNCTIONAL SAFETY REQUIREMENTS; (B) AERONAUTIC APPLICATIONS; (C) AUTOMOTIVE APPLICATIONS OR ENVIRONMENTS, AND/OR (D) AEROSPACE APPLICATIONS OR ENVIRONMENTS. WHERE ST PRODUCTS ARE NOT DESIGNED FOR SUCH USE, THE PURCHASER SHALL USE PRODUCTS AT PURCHASER'S SOLE RISK, EVEN IF ST HAS BEEN INFORMED IN WRITING OF SUCH USAGE, UNLESS A PRODUCT IS EXPRESSLY DESIGNATED BY ST AS BEING INTENDED FOR "AUTOMOTIVE, AUTOMOTIVE SAFETY OR MEDICAL" INDUSTRY DOMAINS ACCORDING TO ST PRODUCT DESIGN SPECIFICATIONS. PRODUCTS FORMALLY ESCC, QML OR JAN QUALIFIED ARE DEEMED SUITABLE FOR USE IN AEROSPACE BY THE CORRESPONDING GOVERNMENTAL AGENCY.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2013 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com



DocID1609 Rev 5