FAIRCHILD

NDS9936 Dual N-Channel Enhancement Mode Field Effect Transistor

General Description


These N-Channel enhancement mode power field effect transistors are produced using Fairchild's proprietary, high cell density, DMOS technology. This very high density process is especially tailored to minimize on-state resistance and provide superior switching performance. These devices are particularly suited for low voltage applications such as DC/DC conversion, disk drive motor control, and other battery powered circuits where fast switching, low in-line power loss, and resistance to transients are needed.


Features

- 5A, 30V. $R_{DS(ON)} = 0.05\Omega @ V_{GS} = 10V.$
- High density cell design for extremely low R_{DS(ON)}.
- High power and current handling capability in a widely used surface mount package.

February 1996

Dual MOSFET in surface mount package.






Absolute Maximum Ratings $T_{A} = 25^{\circ}C$ unless otherwise noted


Symbol	Parameter		NDS9936	Units
V _{DSS}	Drain-Source Voltage		30	V
V _{GSS}	Gate-Source Voltage		± 20	V
I _D	Drain Current - Continuous @ $T_A = 25^{\circ}C$	(Note 1a)	± 5.0	A
	- Continuous @ $T_A = 70^{\circ}C$	(Note 1a)	± 4.0	
	- Pulsed $ (\mbox{\mathbb{O}} T_{\rm A} = 25^{\circ} C $		± 40	
P _D	Power Dissipation for Dual Operation		2	W
	Power Dissipation for Single Operation	(Note 1a)	1.6	
		(Note 1b)	1	
		(Note 1c)	0.9	
T_,T _{stg}	Operating and Storage Temperature Range		-55 to 150	°C
THERMA	L CHARACTERISTICS			
R _{ØJA}	Thermal Resistance, Junction-to-Ambient	(Note 1a)	78	°C/W
₹ _{θJC}	Thermal Resistance, Junction-to-Case	(Note 1)	40	°C/W


© 1997 Fairchild Semiconductor Corporation


Symbol	Parameter	Conditions		Min	Тур	Max	Units
OFF CHA	RACTERISTICS						
BV _{DSS}	Drain-Source Breakdown Voltage	V _{gs} = 0 V, I _p = 250 μA		30			V
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} = 24 V, V _{GS} = 0 V				2	μA
			T _J = 55°C			20	μA
I _{GSSF}	Gate - Body Leakage, Forward	V _{gs} = 20 V, V _{ps} = 0 V	·			100	nA
I _{GSSR}	Gate - Body Leakage, Reverse	$V_{gs} = -20 \text{ V}, V_{ps} = 0 \text{ V}$				-100	nA
ON CHAR	ACTERISTICS (Note 2)						
V _{GS(th)}	Gate Threshold Voltage	$V_{\rm DS} = V_{\rm GS}, \ I_{\rm D} = 250 \ \mu {\rm A}$		1	1.4	3	V
			T _J =125°C	0.7	1.1	2.2	1
R _{DS(ON)}	Static Drain-Source On-Resistance	V _{gs} = 10 V, I _D = 5 A			0.044	0.05	Ω
			T _J =125°C		0.066	0.1	
		V _{gs} = 4.5 V, I _p = 3.9 A			0.066	0.08	
			T _J =125°C		0.099	0.16	
I _{D(on)}	On-State Drain Current	V_{GS} = 10 V, V_{DS} = 10 V	V, V _{DS} = 10 V				Α
		V_{GS} = 4.5 V, V_{DS} = 10 V		20			
9 _{FS}	Forward Transconductance	V _{ps} = 10 V, I _p = 3.5 A		3	8		S
DYNAMIC	CHARACTERISTICS						
C _{iss}	Input Capacitance	$V_{DS} = 15 V, V_{GS} = 0 V,$ f = 1.0 MHz			525		pF
C _{oss}	Output Capacitance				315		pF
C _{rss}	Reverse Transfer Capacitance				185		pF
SWITCHI	NG CHARACTERISTICS (Note 2)			i			
t _{D(ON)}	Tum - On Delay Time	$V_{DD} = 15 \text{ V}, \text{ I}_{D} = 1 \text{ A},$ $V_{GS} = 10 \text{ V}, \text{ R}_{GEN} = 6 \Omega$			12	30	ns
ţ,	Turn - On Rise Time				10	25	ns
t _{D(OFF)}	Turn - Off Delay Time				25	50	ns
t _r	Turn - Off Fall Time				10	50	ns
Q _g	Total Gate Charge	$V_{DS} = 15 V,$ $I_{D} = 5 A, V_{GS} = 10 V$			17	35	nC
Q _{gs}	Gate-Source Charge				1.5		nC
Q_{gd}	Gate-Drain Charge				3.7		nC

© 1993 Fairchild Semiconductor Corporation









TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACEx[™] Bottomless[™] CoolFET[™] CROSSVOLT[™] E²CMOS[™] FACT[™] FACT Quiet Series[™] FAST[®] FASTr[™] GTO[™] HiSeC[™] ISOPLANAR[™] MICROWIRE[™] POP[™] PowerTrench[®] QFET[™] QS[™] Quiet Series[™] SuperSOT[™]-3 SuperSOT[™]-6 SuperSOT[™]-8 SyncFET[™] TinyLogic[™] UHC[™] VCX[™]

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user. 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Datasheet Identification	Product Status	Definition			
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.			
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.			
No Identification Needed	Full Production	This datasheet contains final specifications. Fairch Semiconductor reserves the right to make changes any time without notice in order to improve design.			
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.			