## **MOSFET, Single N-Channel, POWERTRENCH<sup>®</sup>**

## **40 V, 10 A, 14 m**Ω

#### **General Description**

This device has been designed to provide maximum efficiency and thermal performance for synchronous buck converters. The low r<sub>DS(on)</sub> and gate charge provide excellent switching performance.

#### Features

- Max  $r_{DS(on)} = 14 \text{ m}\Omega$  at  $V_{GS} = 10 \text{ V}$ ,  $I_D = 10 \text{ A}$
- Max  $r_{DS(on)} = 18 \text{ m}\Omega$  at  $V_{GS} = 4.5 \text{ V}$ ,  $I_D = 8.5 \text{ A}$
- Low Profile 0.8 mm maximum in the new package MicroFET 2 x 2 mm
- Free from halogenated compounds and antimony oxides
- RoHS Compliant

#### Application

DC–DC Buck Converters

Symbol	Parameter	Ratings	Unit
V <sub>DS</sub>	Drain to Source Voltage	40	V
V <sub>GS</sub>	Gate to Source Voltage	±20	V
۱ <sub>D</sub>	Drain Current – Continuous T <sub>A</sub> = 25°C (Note 1a)	10	A
	<ul> <li>– Pulsed (Note 3)</li> </ul>	80	
PD	Power dissipation $T_A = 25^{\circ}C$ (Note 1a)	2.4	W
	Power dissipation $T_A = 25^{\circ}C$ (Note 1b)	0.9	
T <sub>J,</sub> T <sub>STG</sub>	Γ <sub>J,</sub> Operating and Storage Junction Temperature STG Range		°C

#### MOSFET MAXIMUM RATINGS (T<sub>A</sub> = 25°C unless otherwise noted)

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

#### **THERMAL CHARACTERISTICS**

Symbol	Parameter	Ratings	Unit
$R_{\thetaJA}$	Thermal Resistance, Junction to Ambient (Note 1a)	52	°C/W
$R_{\thetaJA}$	Thermal Resistance, Junction to Ambient (Note 1b)	145	

#### PACKAGE MARKING AND ORDERING INFORMATION

Device Marking	Device	Package	Shipping <sup>†</sup>
051	FDMA8051L	MicroFET 2x2	3000 Units/ Tape & Reel


+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.



### **ON Semiconductor®**


www.onsemi.com

#### **ELECTRICAL CONNECTION**









&Z

&2

&K

#### **ORDERING INFORMATION**

See detailed ordering and shipping information on page 1 of this data sheet.

#### **ELECTRICAL CHARACTERISTICS** (T<sub>J</sub> = $25^{\circ}C$ unless otherwise noted)


Symbol	Parameter	Test Condition	Min	Тур	Max	Unit
OFF CHARA	ACTERISTICS				-	-
BV <sub>DSS</sub>	Drain to Source Breakdown Voltage	$I_D = 250 \ \mu A, \ V_{GS} = 0 \ V$	40			V
$\frac{\Delta \text{BV}_{\text{DSS}}}{\Delta \text{T}_{\text{J}}}$	Breakdown Voltage Temperature Coefficient	$I_D = 250 \ \mu$ A, referenced to $25^{\circ}$ C		22		mV/°C
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	$V_{DS} = 32 \text{ V}, \text{ V}_{GS} = 0 \text{ V}$			1	μA
I <sub>GSS</sub>	Gate-to-Source Leakage Current	$V_{GS}$ = ±20 V, $V_{DS}$ = 0 V			100	nA
ON CHARAG	CTERISTICS					
V <sub>GS(th)</sub>	Gate to Source Threshold Voltage	$V_{GS} = V_{DS}, I_D = 250 \ \mu A$	1.0	1.6	3.0	V
$\frac{\Delta V_{\text{GS(th)}}}{\Delta T_{\text{J}}}$	Gate to Source Threshold Voltage Temperature Coefficient	$I_D = 250 \ \mu$ A, referenced to $25^{\circ}$ C		-5		mV/°C
r <sub>DS(on)</sub>	Static Drain to Source On Resistance	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 10 A		11	14	mΩ
		$V_{GS}$ = 4.5 V, I <sub>D</sub> = 8.5 A		14	18	
		$V_{GS}$ = 10 V, I <sub>D</sub> = 10 A, T <sub>J</sub> = 125°C		15	19	
<b>9</b> FS	Forward Transconductance	V <sub>DD</sub> = 5 V, I <sub>D</sub> = 10 A		35		S
DYNAMIC C	HARACTERISTICS					
C <sub>iss</sub>	Input Capacitance	$V_{DS}$ = 20 V, $V_{GS}$ = 0 V, f = 1MHz		901	1260	
C <sub>oss</sub>	Output Capacitance			251	350	pF
C <sub>rss</sub>	Reverse Transfer Capacitance			16	25	
Rg	Gate Resistance		0.1	0.6	1.8	Ω
SWITCHING	CHARACTERISTICS					
td <sub>(on)</sub>	Turn – On Delay Time	$V_{DD} = 20 \text{ V}, \text{ I}_{D} = 10 \text{ A}, \\ V_{GS} = 10 \text{ V}, \text{ R}_{GEN} = 6 \Omega$		6.4	13	ns
t <sub>r</sub>	Rise Time			1.8	10	
t <sub>D(off)</sub>	Turn – Off Delay Time	7		17	31	
t <sub>f</sub>	Fall Time			1.8	10	
Qg	Total Gate Charge	$V_{GS} = 0V$ to 10 V		14	20	nC
Qg	Total Gate Charge	V <sub>GS</sub> = 0V to 4.5 V		6.4	9.0	
Q <sub>gs</sub>	Total Gate Charge	V <sub>DD</sub> = 20 V, i <sub>D</sub> = 10 A		2.4	3.7	
Q <sub>gd</sub>	Gate to Source Charge			1.8	2.5	1
DRAIN-SOU	IRCE DIODE CHARACTERISTICS					
V <sub>SD</sub>	Source to Drain Diode Forward Voltage	V <sub>GS</sub> = 0 V, I <sub>S</sub> = 2 A (Note 2)		0.7	1.2	V

V <sub>SD</sub>	Source to Drain Diode Forward Voltage	V <sub>GS</sub> = 0 V, I <sub>S</sub> = 2 A (Note 2)	0.7	1.2	V
		V <sub>GS</sub> = 0 V, I <sub>S</sub> = 10 A (Note 2)	0.8	1.2	
t <sub>rr</sub>	Reverse Recovery Time	I <sub>F</sub> = 10 A, di/dt = 100 A/μs	23	37	ns
Q <sub>rr</sub>	Reverse Recovery Charge		6.7	14	nC


Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

NOTES:

1. R<sub>0,JA</sub> is determined with the device mounted on a 1 in<sup>2</sup> pad 2 oz copper pad on a 1.5 × 1.5 in. board of FR-4 material. R<sub>0,JC</sub> is guaranteed by design while  $R_{\theta,JA}$  is determined by the user's board design.



- 2. Pulse Test: Pulse Width < 300  $\mu$ s, Duty cycle < 2.0%.
- 3. Pulsed I<sub>D</sub> limited by junction temperature, td<= 100 μS, please refer to SOA curve for more details.









Figure 3. Normalized On Resistance vs. Junction Temperature



- b) 145°C/W when mounted on
- a minimum pad of 2 oz copper.

NORMALIZED DRAIN TO SOURCE ON-RESISTANCE = 3.5 V V<sub>GS</sub> 3 V<sub>GS</sub> = 4 V 2 1 V<sub>GS</sub> = 10 V PULSE DURATION = 80 us V<sub>GS</sub> = 4.5 V DUTY CYCLE = 0.5% MAX 0 20 40 60 0 80 ID, DRAIN CURRENT (A)

#### Figure 2. Normalized On–Resistance vs. Drain Current and Gate Voltage





# V<sub>GS</sub> = 3 V

TYPICAL CHARACTERISTICS T<sub>J</sub> = 25°C unless otherwise noted

#### **TYPICAL CHARACTERISTICS** $T_J = 25^{\circ}C$ unless otherwise noted (continued)




Figure 5. Transfer Characteristics




Figure 7. Gate Charge Characteristics




Figure 9. Forward Bias Safe Operating Area




Figure 6. Source to Drain Diode Forward Voltage vs. Source Current




Figure 8. Capacitance vs. Drain to Source Voltage




Figure 10. Single Pulse Maximum Power Dissipation

**TYPICAL CHARACTERISTICS**  $T_J = 25^{\circ}C$  unless otherwise noted (continued)




Figure 11. Single Pulse Junction-to-Ambient Transient Thermal Response Curve

POWERTRENCH is registered trademark of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries.

(0.20)

3

**RECOMMENDED LAND PATTERN OPT 1** 

1.00

1.05

(0.48)

0.65 TYP



WDFN6 2x2, 0.65P CASE 511DB ISSUE O

DATE 31 AUG 2016


No Traces or Vias


1.35


0.40 TYP

2.30

Allowed in this Area









BOTTOM VIEW

#### NOTES:

- A. DOES NOT FULLY CONFORM TO JEDEC REGISTRATION MO-229 DATED AUG/2003
- B. DIMENSIONS ARE IN MILLIMETERS.
- C. DIMENSIONS AND TOLERANCES PER
- ASME Y14.5M, 1994





#### **RECOMMENDED LAND PATTERN OPT 2**



DOCUMENT NUMBER: 98AON13617G

PAGE 2 OF 2

ISSUE	REVISION	DATE
0	RELEASED FOR PRODUCTION FROM FAIRCHILD MLP06P TO ON SEMICONDUCTOR. REQ. BY B. MARQUIS.	31 AUG 2016

ON Semiconductor and with a registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other application in which the failure of the SCILLC product create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunit/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

© Semiconductor Components Industries, LLC, 2016 August, 2016 – Rev. O

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdi/Patent-Marking.pdf</u>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor hard use, sost, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with su

#### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative

 $\diamond$