

Is Now Part of



ON Semiconductor®

To learn more about ON Semiconductor, please visit our website at www.onsemi.com

Please note: As part of the Fairchild Semiconductor integration, some of the Fairchild orderable part numbers will need to change in order to meet ON Semiconductor's system requirements. Since the ON Semiconductor product management systems do not have the ability to manage part nomenclature that utilizes an underscore (_), the underscore (_) in the Fairchild part numbers will be changed to a dash (-). This document may contain device numbers with an underscore (_). Please check the ON Semiconductor website to verify the updated device numbers. The most current and up-to-date ordering information can be found at www.onsemi.com. Please email any questions regarding the system integration to Fairchild_questions@onsemi.com.

ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees

HUF75329G3, HUF75329P3, HUF75329S3S

Data Sheet

December 2001

49A, 55V, 0.024 Ohm, N-Channel UltraFET Power MOSFETs



These N-Channel power MOSFETs are manufactured using the innovative UltraFET® process. This advanced process technology

achieves the lowest possible on-resistance per silicon area, resulting in outstanding performance. This device is capable of withstanding high energy in the avalanche mode and the diode exhibits very low reverse recovery time and stored charge. It was designed for use in applications where power efficiency is important, such as switching regulators, switching converters, motor drivers, relay drivers, low-voltage bus switches, and power management in portable and battery-operated products.

Formerly developmental type TA75329.

Ordering Information


PART NUMBER	PACKAGE	BRAND
HUF75329G3	TO-247	75329G
HUF75329P3	TO-220AB	75329P
HUF75329S3S	TO-263AB	75329S

NOTE: When ordering, use the entire part number. Add the suffix T to obtain the TO-263AB variant in tape and reel, e.g., HUF75329S3ST.

Features


- 49A, 55V
- Ultra Low On-Resistance, r_{DS(ON)} = 0.024Ω
- Temperature Compensating PSPICE® and SABER™ Models
 - Available on the web at: www.fairchildsemi.com
- · Thermal Impedance PSPICE and SABER Models
- · Peak Current vs Pulse Width Curve
- UIS Rating Curve
- · Related Literature
 - TB334, "Guidelines for Soldering Surface Mount Components to PC Boards"

Symbol




Packaging

JEDEC STYLE TO-247



JEDEC TO-220AB



JEDEC TO-263AB



Product reliability information can be found at http://www.fairchildsemi.com/products/discrete/reliability/index.html
For severe environments, see our Automotive HUFA series.

All Fairchild semiconductor products are manufactured, assembled and tested under ISO9000 and QS9000 quality systems certification.

HUF75329G3, HUF75329P3, HUF75329S3SOGM

Absolute Maximum Ratings $T_C = 25^{\circ}C$, Unless Otherwise Specified

		UNITS
Drain to Source Voltage (Note 1)	55	V
Drain to Gate Voltage ($R_{GS} = 20k\Omega$) (Note 1) V_{DGR}	55	V
Gate to Source Voltage	±20	V
Drain Current		
Continuous (Figure 2)	49	Α
Pulsed Drain Current	Figure 4	
Pulsed Avalanche Rating E _{AS}	Figures 6, 14, 15	
Power Dissipation P _D	128	W
Derate Above 25 ^o C	0.86	W/oC
Operating and Storage Temperature	-55 to 175	°С
Maximum Temperature for Soldering		
Leads at 0.063in (1.6mm) from Case for 10sT _L	300	°C
Package Body for 10s, See Techbrief 334 T _{pkg}	260	°C

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTE:

1. $T_J = 25^{\circ}C$ to $150^{\circ}C$.

$\textbf{Electrical Specifications} \hspace{0.3cm} \textbf{T}_{C} = 25^{o}\text{C, Unless Otherwise Specified}$

PARAMETER	SYMBOL	TEST	CONDITIONS	MIN	TYP	MAX	UNITS
OFF STATE SPECIFICATIONS				•			
Drain to Source Breakdown Voltage	BV _{DSS}	$I_D = 250 \mu A$, $V_{GS} = 0V$ (Figure 11)		55	-	-	V
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = 50V, V _{GS} =	0V	-	-	1	μΑ
		V _{DS} = 45V, V _{GS} =	0V, T _C = 150 ^o C	-	-	250	μΑ
Gate to Source Leakage Current	I _{GSS}	$V_{GS} = \pm 20V$		-	-	±100	nA
ON STATE SPECIFICATIONS	1			1		l	I
Gate to Source Threshold Voltage	V _{GS(TH)}	$V_{GS} = V_{DS}$, $I_D = 2$	50μA (Figure 10)	2	-	4	V
Drain to Source On Resistance	r _{DS(ON)}	I _D = 49A, V _{GS} = 10	V (Figure 9)	-	0.020	0.024	Ω
THERMAL SPECIFICATIONS	1			1		l	I
Thermal Resistance Junction to Case	$R_{\theta JC}$	(Figure 3)		-	-	1.17	°C/W
Thermal Resistance Junction to Ambient	$R_{\theta JA}$	TO-247		-	-	30	oC/W
		TO-220, TO-263		-	-	62	oC/W
SWITCHING SPECIFICATIONS (VGS = 10V	')			II.	l	l	I
Turn-On Time	ton	$V_{DD} = 30V, I_{D} \approx 49A,$ $R_{L} = 0.61\Omega, V_{GS} = 10V,$ $R_{GS} = 9.1\Omega$		-	-	105	ns
Turn-On Delay Time	t _{d(ON)}			-	12	-	ns
Rise Time	t _r			-	58	-	ns
Turn-Off Delay Time	t _{d(OFF)}			-	33	-	ns
Fall Time	t _f			-	33	-	ns
Turn-Off Time	tOFF			-	-	100	ns
GATE CHARGE SPECIFICATIONS	<u> </u>						
Total Gate Charge	Q _{g(TOT)}	V _{GS} = 0V to 20V	V _{DD} = 30V,	-	60	75	nC
Gate Charge at 10V	Q _{g(10)}	V _{GS} = 0V to 10V	$I_D \cong 49A$, $R_I = 0.61\Omega$	-	35	43	nC
Threshold Gate Charge	Q _{g(TH)}	$V_{GS} = 0V \text{ to } 2V$	$I_{g(REF)} = 1.0mA$	-	2.0	2.5	nC
Gate to Source Gate Charge	Q _{gs}		(Figure 13)	-	5	-	nC
Gate to Drain "Miller" Charge	Q _{gd}	1		-	13	-	nC

HUF75329G3, HUF75329P3, HUF75329S3S

Electrical Specifications $T_C = 25^{\circ}C$, Unless Otherwise Specified

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNITS
CAPACITANCE SPECIFICATIONS						
Input Capacitance	C _{ISS}	$V_{DS} = 25V$, $V_{GS} = 0V$,	-	1060	-	pF
Output Capacitance	C _{OSS}	f = 1MHz (Figure 12)	-	405	-	pF
Reverse Transfer Capacitance	C _{RSS}		-	95	-	pF

Source to Drain Diode Specifications

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNITS
Source to Drain Diode Voltage	V_{SD}	I _{SD} = 49A	-	-	1.25	V
Reverse Recovery Time	t _{rr}	$I_{SD} = 49A$, $dI_{SD}/dt = 100A/\mu s$	-	-	72	ns
Reverse Recovered Charge	Q _{RR}	$I_{SD} = 49A$, $dI_{SD}/dt = 100A/\mu s$	-	-	120	nC

Typical Performance Curves




FIGURE 1. NORMALIZED POWER DISSIPATION vs CASE TEMPERATURE




FIGURE 2. MAXIMUM CONTINUOUS DRAIN CURRENT vs CASE TEMPERATURE




FIGURE 3. NORMALIZED MAXIMUM TRANSIENT THERMAL IMPEDANCE

Typical Performance Curves (Continued)




FIGURE 4. PEAK CURRENT CAPABILITY




FIGURE 5. FORWARD BIAS SAFE OPERATING AREA





FIGURE 7. SATURATION CHARACTERISTICS



NOTE: Refer to Fairchild Application Notes AN9321 and AN9322. FIGURE 6. UNCLAMPED INDUCTIVE SWITCHING CAPABILITY




FIGURE 8. TRANSFER CHARACTERISTICS

Typical Performance Curves (Continued)




FIGURE 9. NORMALIZED DRAIN TO SOURCE ON RESISTANCE vs JUNCTION TEMPERATURE




FIGURE 10. NORMALIZED GATE THRESHOLD VOLTAGE vs JUNCTION TEMPERATURE




FIGURE 11. NORMALIZED DRAIN TO SOURCE BREAKDOWN VOLTAGE vs JUNCTION TEMPERATURE





FIGURE 12. CAPACITANCE vs DRAIN TO SOURCE VOLTAGE



NOTE: Refer to Fairchild Application Notes AN7254 and AN7260.

FIGURE 13. GATE CHARGE WAVEFORMS FOR CONSTANT GATE CURRENT

Test Circuits and Waveforms




FIGURE 14. UNCLAMPED ENERGY TEST CIRCUIT




FIGURE 15. UNCLAMPED ENERGY WAVEFORMS




FIGURE 16. GATE CHARGE TEST CIRCUIT




FIGURE 17. GATE CHARGE WAVEFORM




FIGURE 18. SWITCHING TIME TEST CIRCUIT




FIGURE 19. RESISTIVE SWITCHING WAVEFORMS

DPLCAP

RSLC2 ≥

EVTHRES

19 8

O S2A

o S2B

8

CIN

15

CB

EDS

14

<u>5</u>

ERSLC1

ESLC

51

50

≻rdrain

MSTR

8

16 21

-MMED

DBREAK T

EBREAK

MWEAK

RSOURCE

17

IT

8

RBREAK

RVTHRES

11

10

<u>6</u> 8

ESG

EVTEMP

18 22

S1A

S1B

13 8

EGS

20

RGATE

CA

PSPICE Electrical Model

.SUBCKT HUF75329P 2 1 3 : rev 6/19/97

CA 12 8 1.72e-9 CB 15 14 1.52e-9 CIN 6 8 9.61e-10

DBODY 7 5 DBODYMOD DBREAK 5 11 DBREAKMOD DPLCAP 10 5 DPLCAPMOD

EBREAK 11 7 17 18 58.13 EDS 14 8 5 8 1 EGS 13 8 6 8 1 ESG 6 10 6 8 1 EVTHRES 6 21 19 8 1 EVTEMP 20 6 18 22 1

IT 8 17 1

LDRAIN 2 5 1e-9 LGATE 1 9 2.86e-9 LSOURCE 3 7 2.69e-9

MMED 16 6 8 8 MMEDMOD MSTRO 16 6 8 8 MSTROMOD MWEAK 16 21 8 8 MWEAKMOD

RBREAK 17 18 RBREAKMOD 1 RDRAIN 50 16 RDRAINMOD 1e-3 RGATE 9 20 1.52 RLDRAIN 2 5 10 RLGATE 1 9 26.9 RLSOURCE 3 7 28.6 RSLC1 5 51 RSLCMOD 1e-6 RSLC2 5 50 1e3 RSOURCE 8 7 RSOURCEMOD 13.85e-3 RSOURCE 8 RVTHRESMOD 1 RVTEMP 18 19 RVTEMPMOD 1

S1A 6 12 13 8 S1AMOD S1B 13 12 13 8 S1BMOD S2A 6 15 14 13 S2AMOD S2B 13 15 14 13 S2BMOD

VBAT 22 19 DC 1

ESLC 51 50 VALUE={(V(5,51)/ABS(V(5,51)))*(PWR(V(5,51)/(1e-6*135),3.5))}

.MODEL DBODYMOD D (IS = 7.50e-13 RS = 5.05e-3 TRS1 = 2.21e-3 TRS2 = 1.02e-6 CJO = 1.51e-9 TT = 4.05e-8 M = 0.5) .MODEL DBREAKMOD D (RS = 2.14e- 1TRS1 = 9.62e- 4TRS2 = 1.23e-6) .MODEL DPLCAPMOD D (CJO = 13.5e-1 0IS = 1e-3 0N = 10 M = 0.85) MODEL MMEDMOD NMOS (VTO = 3.25 KP = 2.50 IS = 1e-30 N = 10 TOX = 1 L = 1u W = 1u RG = 1.52) .MODEL MSTROMOD NMOS (VTO = 3.80 KP = 70.0 IS = 1e-30 N = 10 TOX = 1 L = 1u W = 1u) MODEL MWEAKMOD NMOS (VTO = 2.91 KP = 0.06 IS = 1e-30 N = 10 TOX = 1 L = 1u W = 1u RG = 15.2 RS = 0.1) .MODEL RBREAKMOD RES (TC1 = 1.05e- 3TC2 = 1.94e-7) .MODEL RDRAINMOD RES (TC1 = 8.04e-2 TC2 = 1.37e-4) .MODEL RSLCMOD RES (TC1 = 4.83e-3 TC2 = 1.16e-6) .MODEL RSOURCEMOD RES (TC1 = 0 TC2 = 0) .MODEL RVTHRESMOD RES (TC = -3.43e-3 TC2 = -1.63e-5) .MODEL RVTEMPMOD RES (TC1 = -1.35e- 3TC2 = 1.16e-6) .MODEL S1AMOD VSWITCH (RON = 1e-5 ROFF = 0.1 VON = -7.90 VOFF= -4.90) .MODEL S1BMOD VSWITCH (RON = 1e-5 ROFF = 0.1 VON = -4.90 VOFF= -7.90) .MODEL S2AMOD VSWITCH (RON = 1e-5 ROFF = 0.1 VON = -0.50 VOFF= 2.50) .MODEL S2BMOD VSWITCH (RON = 1e-5 ROFF = 0.1 VON = 2.50 VOFF= -0.50)

LGATE

RLGATE

GATE

.ENDS

NOTE: For further discussion of the PSPICE model, consult **A New PSPICE Sub-Circuit for the Power MOSFET Featuring Global Temperature Options**; IEEE Power Electronics Specialist Conference Records, 1991, written by William J. Hepp and C. Frank Wheatley.



LDRAIN

RLDRAIN

▲ DBODY

LSOURCE

RLSOURCE

18

19

RVTEMP

VBAT

DRAIN

SOURCE

-0

-02

SABER Electrical Model

```
REV June 1997
template huf75329p n2, n1, n3
electrical n2, n1, n3
var i iscl
d..model dbodymod = (is = 7.50e-13, cjo = 1.51e-9, tt = 4.05e-8, m = 0.5)
d..model dbreakmod = ()
d..model dplcapmod = (cjo = 13.5e-10, is = 1e-30, n = 10, m = 0.85)
m..model mmedmod = (type=_n, vto = 3.25, kp = 2.50, is = 1e-30, tox = 1)
                                                                                                                                 LDRAIN
                                                                                   DPLCAP
                                                                                                                                            DRAIN
m..model mstrongmod = (type=_n, vto = 3.80, kp = 70, is = 1e-30, tox = 1)
m..model mweakmod = (type=_n, vto = 2.91, kp = 0.06, is = 1e-30, tox = 1)
                                                                              10
sw_vcsp..model s1amod = (ron = 1e-5, roff = 0.1, von = -7.90, voff = -4.90)
                                                                                                                                RLDRAIN
sw vcsp..model s1bmod = (ron = 1e-5, roff = 0.1, von = -4.90, voff = -7.90)
                                                                                              ⊱RSLC1
                                                                                                           RDBREAK
sw_vcsp..model s2amod = (ron = 1e-5, roff = 0.1, von = -0.50, voff = 2.50)
                                                                                               51
                                                                                RSLC2 €
sw_vcsp..model s2bmod = (ron = 1e-5, roff = 0.1, von = 2.50, voff = -0.50)
                                                                                                                    72
                                                                                                                                RDBODY
                                                                                                 ISCL
c.ca n12 n8 = 1.72e-9
                                                                                                             DBREAK 
                                                                                                50
c.cb n15 n14 = 1.52e-9
c.cin n6 n8 = 9.61e-10
                                                                                              RDRAIN
                                                                             8
                                                                       ESG
                                                                                                                     11
d.dbody n7 n71 = model=dbodymod
                                                                                   EVTHRES
                                                                                                   16
d.dbreak n72 n11 = model=dbreakmod
                                                                                               21
                                                                                      19
8
                                                                                                               MWEAK
d.dplcap n10 n5 = model=dplcapmod
                                                   LGATE
                                                                     EVTEMP
                                                                                                                                DBODY
                                                             RGATE
                                          GATE
                                                                                                  MMED
                                                                                                                EBREAK
i.it n8 n17 = 1
                                                                    20
                                                                                         4I<del></del>

MSTR
                                                   RLGATE
I.ldrain n2 n5 = 1e-9
                                                                                                                                LSOURCE
                                                                                         CIN
1.1gate n1 n9 = 2.86e-9
                                                                                                                                           SOURCE
                                                                                                   8
I.Isource n3 n7 = 2.69e-9
k.k1 i(l.lgate) i(l.lsource) = I(l.lgate), I(l.lsource), 0.0085
                                                                                                              RSOURCE
                                                                                                                               RLSOURCE
m.mmed n16 n6 n8 n8 = model=mmedmod, I = 1u, w = 1u
                                                                                o<sub>S2A</sub>
                                                                      S1A
                                                                                                                   RBREAK
m.mstrong n16 n6 n8 n8 = model=mstrongmod, I = 1u, w = 1u
                                                                                <u>14</u>
13
                                                                                                               17
m.mweak n16 n21 n8 n8 = model=mweakmod, I = 1u, w = 1u
                                                                                                                              RVTEMP
res.rbreak n17 n18 = 1, tc1 = 1.05e-3, tc2 = 1.94e-7
res.rdbody n71 n5 = 5.05e-3, tc1 = 2.21e-3, tc2 = 1.02e-6
                                                                                        СВ
                                                               CA
                                                                                                             IT (
res.rdbreak n72 n5 = 2.14e-1, tc1 = 9.62e-4, tc2 = 1.23e-6
                                                                                                                                VRAT
res.rdrain n50 n16 = 1e-3, tc1 = 8.04e-2, tc2 = 1.37e-4
                                                                         EGS
                                                                                     EDS
res.rgate n9 n20 = 1.52
res.rldrain n2 n5 = 10
                                                                                                           8
res.rlgate n1 n9 = 26.9
                                                                                                                  RVTHRES
res.rlsource n3 n7 = 28.6
res.rslc1 n5 n51 = 1e-6, tc1 = 4.83e-3, tc2 = 1.16e-6
res.rslc2 n5 n50 = 1e3
res.rsource n8 n7 = 13.85e-3, tc1 = 0, tc2 = 0
res.rvtemp n18 n19 = 1, tc1 = -1.35e-3, tc2 = 1.16e-6
res.rvthres n22 n8 = 1, tc1 = -3.43e-3, tc2 = -1.63e-5
spe.ebreak n11 n7 n17 n18 = 58.13
spe.eds n14 n8 n5 n8 = 1
spe.egs n13 n8 n6 n8 = 1
spe.esg n6 n10 n6 n8 = 1
spe.evtemp n20 n6 n18 n22 = 1
spe.evthres n6 n21 n19 n8 = 1
sw_vcsp.s1a n6 n12 n13 n8 = model=s1amod
sw_vcsp.s1b n13 n12 n13 n8 = model=s1bmod
sw_vcsp.s2a n6 n15 n14 n13 = model=s2amod
sw_vcsp.s2b n13 n15 n14 n13 = model=s2bmod
v.vbat n22 n19 = dc = 1
equations {
i(n51->n50) + = iscl
iscl: v(n51,n50) = ((v(n5,n51)/(1e-9+abs(v(n5,n51))))*((abs(v(n5,n51)*1e6/135))** 3.5))
```

SPICE Thermal Model

REV 23 February 1999

HUF75329P


CTHERM1 th 6 2.80e-3
CTHERM2 6 5 1.00e-2
CTHERM3 5 4 6.80e-3
CTHERM4 4 3 7.00e-3
CTHERM5 3 2 2.2e-2
CTHERM6 2 tl 5.1e-2

RTHERM1 th 6 7.94e-3
RTHERM2 6 5 1.98e-2
RTHERM3 5 4 5.57e-2
RTHERM4 4 3 3.13e-1
RTHERM5 3 2 4.61e-1
RTHERM6 2 tl 7.26e-2

SABER Thermal Model

SABER thermal model HUF75329P

```
template thermal_model th tl thermal_c th, tl { ctherm.ctherm1 th 6=2.80e\text{-}3 ctherm.ctherm2 6.5=1.00e\text{-}2 ctherm.ctherm3 5.4=6.80e\text{-}3 ctherm.ctherm4 4.3=7.00e\text{-}3 ctherm.ctherm5 3.2=2.2e\text{-}2 ctherm.ctherm6 2.1e\text{-}2 therm.rtherm1 th 6=7.94e\text{-}3 rtherm.rtherm2 6.5=1.98e\text{-}2 rtherm.rtherm3 5.4=5.57e\text{-}2 rtherm.rtherm4 4.3=3.13e\text{-}1 rtherm.rtherm5 3.2=4.61e\text{-}1 rtherm.rtherm6 2.1e\text{-}1 rtherm.rtherm9 2.1e\text{-}1 rtherm.rtherm9 2.1e\text{-}1 rtherm9 2.1e\text{-}1 rtherm9
```



TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

SMART START™ VCX^{TM} FAST ® OPTOLOGIC™ STAR*POWER™ FASTr™ Bottomless™ OPTOPLANAR™ Stealth™ CoolFET™ FRFET™ PACMAN™ SuperSOT™-3 CROSSVOLT™ GlobalOptoisolator™ POP™ SuperSOT™-6 DenseTrench™ GTO™ Power247™ $HiSeC^{TM}$ SuperSOT™-8 $Power Trench^{\, @}$ DOME™ SyncFET™ EcoSPARK™ ISOPLANAR™ QFET™ TinyLogic™ E²CMOSTM LittleFET™ OS^{TM} EnSigna™ MicroFET™ TruTranslation™ QT Optoelectronics™ MicroPak™ UHC™ FACT™ Quiet Series™

SILENT SWITCHER®

STAR*POWER is used under license

FACT Quiet Series™

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS. NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the

MICROWIRE™

2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

UltraFET®

PRODUCT STATUS DEFINITIONS

Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production This datasheet contains preliminary data, a supplementary data will be published at a Fairchild Semiconductor reserves the right changes at any time without notice in order design.	
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.

Rev. H

ON Semiconductor and III) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages.

Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that ON Semiconductor was negligent regarding the design or manufacture of the part. ON Semiconductor is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative

© Semiconductor Components Industries, LLC

www.onsemi.com