Power MOSFET 20 Amps, 30 Volts, N-Channel DPAK

This logic level vertical power MOSFET is a general purpose part that provides the "best of design" available today in a low cost power package. Avalanche energy issues make this part an ideal design in. The drain-to-source diode has a ideal fast but soft recovery.

Features

- Ultra-Low R_{DS(on)}, Single Base, Advanced Technology
- SPICE Parameters Available
- Diode is Characterized for use in Bridge Circuits
- I_{DSS} and V_{DS(on)} Specified at Elevated Temperatures
- High Avalanche Energy Specified
- ESD JEDAC rated HBM Class 1, MM Class A, CDM Class 0
- These Devices are Pb-Free and are RoHS Compliant

Typical Applications

- Power Supplies
- Inductive Loads
- PWM Motor Controls
- Replaces MTD20N03L in many Applications

MAXIMUM RATINGS (T_C = 25°C unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	V_{DSS}	30	Vdc
Drain-to-Gate Voltage ($R_{GS} = 1.0 M\Omega$)	V_{DGR}	30	Vdc
Gate-to-Source Voltage - Continuous - Non-Repetitive (t _p ≤10 ms)	V _{GS} V _{GS}	±20 ±24	Vdc
Drain Current - Continuous @ $T_A = 25^{\circ}C$ - Continuous @ $T_A = 100^{\circ}C$ - Single Pulse $(t_p \le 10 \ \mu s)$	I _D I _D I _{DM}	20 16 60	Adc Apk
Total Power Dissipation @ T _A = 25°C Derate above 25°C Total Power Dissipation @ T _C = 25°C (Note 1)	P _D	74 0.6 1.75	W W/°CW
Operating and Storage Temperature Range	T _J , T _{stg}	-55 to 150	°C
$ \begin{array}{l} \mbox{Single Pulse Drain-to-Source Avalanche} \\ \mbox{Energy - Starting T}_{J} = 25^{\circ}\mbox{C} \\ \mbox{(V_{DD} = 30 Vdc, V_{GS} = 5 Vdc, $L = 1.0 mH,} \\ \mbox{I}_{L(pk)} = 24 \mbox{ A, V_{DS} = 34 Vdc)} \end{array} $	E _{AS}	288	mJ
Thermal Resistance - Junction-to-Case - Junction-to-Ambient - Junction-to-Ambient (Note 1)	$egin{array}{l} R_{ heta JC} \ R_{ heta JA} \ R_{ heta JA} \end{array}$	1.67 100 71.4	°C/W
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	TL	260	°C

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

 When surface mounted to an FR4 board using the minimum recommended pad size and repetitive rating; pulse width limited by maximum junction temperature.




ON Semiconductor®

http://onsemi.com

20 A, 30 V, $R_{DS(on)}$ = 27 m Ω


N-Channel



MARKING DIAGRAMS




DPAK CASE 369C STYLE 2





DPAK-3 CASE 369D STYLE 2



20N3L = Device Code
Y = Year
WW = Work Week
G = Pb-Free Package

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 2 of this data sheet.

ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted)

Chara	Symbol	Min	Тур	Max	Unit	
OFF CHARACTERISTICS						
Drain-to-Source Breakdown Voltage	(Note 2)	V _{(BR)DSS}				Vdc
$(V_{GS} = 0 \text{ Vdc}, I_D = 250 \mu \text{Adc})$, ,	30	_	_	
Temperature Coefficient (Positive)			-	43	_	mV/°C
Zero Gate Voltage Drain Current		I _{DSS}				μAdc
$(V_{DS} = 30 \text{ Vdc}, V_{GS} = 0 \text{ Vdc})$			_	-	10	
$(V_{DS} = 30 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, T_{J} = 1)$	50°C)		-	_	100	
Gate-Body Leakage Current (V _{GS} =	±20 Vdc, V _{DS} = 0 Vdc)	I_{GSS}	-	_	±100	nAdc
ON CHARACTERISTICS (Note 2)						
Gate Threshold Voltage (Note 2)		$V_{GS(th)}$				Vdc
$(V_{DS} = V_{GS}, I_D = 250 \mu Adc)$, ,	1.0	1.6	2.0	
Threshold Temperature Coefficient (N	legative)		-	5.0	_	mV/°C
Static Drain-to-Source On-Resistan	ce (Note 2)	R _{DS(on)}				mΩ
$(V_{GS} = 4.0 \text{ Vdc}, I_D = 10 \text{ Adc})$			_	28	31	
$(V_{GS} = 5.0 \text{ Vdc}, I_D = 10 \text{ Adc})$			-	23	27	
Static Drain-to-Source On-Voltage (Note 2)	$V_{DS(on)}$				Vdc
$(V_{GS} = 5.0 \text{ Vdc}, I_D = 20 \text{ Adc})$			_	0.48	0.54	
$(V_{GS} = 5.0 \text{ Vdc}, I_D = 10 \text{ Adc}, T_J = 10 \text{ Adc})$	150°C)		-	0.40	-	
Forward Transconductance (Note 2)	(V _{DS} = 5.0 Vdc, I _D = 10 Adc)	g _{FS}	-	21	_	mhos
DYNAMIC CHARACTERISTICS						
Input Capacitance	A/ 05 \/d= \/ 0 \/d=	C _{iss}	-	1005	1260	pF
Output Capacitance	$(V_{DS} = 25 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, $ f = 1.0 MHz)	C _{oss}	-	271	420	
Transfer Capacitance	1 = 1.0 m 12	C_{rss}	-	87	112	
SWITCHING CHARACTERISTICS (No	ote 3)					
Turn-On Delay Time		t _{d(on)}	-	17	25	ns
Rise Time	$(V_{DD} = 20 \text{ Vdc}, I_D = 20 \text{ Adc}, V_{GS} = 5.0 \text{ Vdc},$	t _r	-	137	160	
Turn-Off Delay Time	$R_G = 9.1 \Omega$) (Note 2)	t _{d(off)}	-	38	45	
Fall Time	, , ,	t _f	-	31	40	
Gate Charge	0/ 40)//- 1 45 A /-	Q_{T}	-	13.8	18.9	nC
	$(V_{DS} = 48 \text{ Vdc}, I_D = 15 \text{ Adc}, V_{GS} = 10 \text{ Vdc})$ (Note 2)	Q ₁	-	2.8	-	
	193 10 120/ (11010 2/	Q_2	-	6.6	_	
SOURCE-DRAIN DIODE CHARACTE	RISTICS					
Forward On-Voltage		V_{SD}				Vdc
	$(I_S = 20 \text{ Adc}, V_{GS} = 0 \text{ Vdc}) \text{ (Note 2)}$		-	1.0	1.15	
	$(I_S = 20 \text{ Adc}, V_{GS} = 0 \text{ Vdc}, T_J = 125^{\circ}\text{C})$		-	0.9	_	
Reverse Recovery Time		t _{rr}	-	23	_	ns
	$(I_S = 15 \text{ Adc}, V_{GS} = 0 \text{ Vdc},$	ta	_	13	-	
	dl _S /dt = 100 A/μs) (Note 2)	t _b	-	10	-	
Reverse Recovery Stored Charge]	Q _{RR}	-	0.017	_	μС

^{2.} Pulse Test: Pulse Width \leq 300 μ s, Duty Cycle \leq 2%.

ORDERING INFORMATION

Device	Package	Shipping [†]
NTD20N03L27G	DPAK (Pb-Free)	75 Units/Rail
NTD20N03L27-1G	DPAK-3 (Pb-Free)	75 Units/Rail
NTD20N03L27T4G	DPAK (Pb-Free)	2500 Tape & Reel

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

^{3.} Switching characteristics are independent of operating junction temperature.




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance vs. Drain Current and Temperature




Figure 4. On-Resistance vs. Drain Current and Gate Voltage




Figure 5. On–Resistance Variation with Temperature




Figure 6. Drain-to-Source Leakage Current vs. Voltage




Figure 7. Capacitance Variation




Figure 8. Gate-to-Source and Drain-to-Source Voltage vs. Total Charge




Figure 9. Resistive Switching Time Variation vs. Gate Resistance




Figure 10. Diode Forward Voltage vs. Current





Figure 11. Maximum Avalanche Energy vs. Starting Junction Temperature

PACKAGE DIMENSIONS

DPAK (SINGLE GAUGE)

CASE 369C-01 ISSUE D



NOTES:

- NOTES:

 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.

 2. CONTROLLING DIMENSION: INCHES.

 3. THERMAL PAD CONTOUR OPTIONAL WITHIN DIMENSIONS b3, L3 and Z.


 4. DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR BURRS. MOLD FLASH, PROTRUSIONS, OR GATE BURRS SHALL NOT EXCEED 0.006 INCHES PER SIDE.

 5. DIMENSIONS D AND F ARP DETERMINED AT THE
- 5. DIMENSIONS D AND E ARE DETERMINED AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY.
- 6. DATUMS A AND B ARE DETERMINED AT DATUM PLANE H.

	INCHES		MILLIMETER	
DIM	MIN	MAX	MIN	MAX
Α	0.086	0.094	2.18	2.38
A1	0.000	0.005	0.00	0.13
b	0.025	0.035	0.63	0.89
b2	0.030	0.045	0.76	1.14
b3	0.180	0.215	4.57	5.46
С	0.018	0.024	0.46	0.61
c2	0.018	0.024	0.46	0.61
D	0.235	0.245	5.97	6.22
E	0.250	0.265	6.35	6.73
е	0.090	BSC	2.29 BSC	
Н	0.370	0.410	9.40	10.41
L	0.055	0.070	1.40	1.78
L1	0.108 REF		2.74 REF	
L2	0.020 BSC		0.51 BSC	
L3	0.035	0.050	0.89	1.27
L4		0.040		1.01
Z	0 155		3.93	

STYLE 2: PIN 1. GATE 2. DRAIN 3. SOURCE 4. DRAIN

SOLDERING FOOTPRINT*





 $\left(\frac{\text{mm}}{\text{inches}}\right)$ SCALE 3:1

^{*}For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

PACKAGE DIMENSIONS

DPAK-3 CASE 369D-01 **ISSUE B**





NOTES:

- DIMENSIONING AND TOLERANCING PER
- ANSI Y14.5M, 1982.
 2. CONTROLLING DIMENSION: INCH.

	INCHES		S MILLIMETER	
DIM	MIN	MAX	MIN	MAX
Α	0.235	0.245	5.97	6.35
В	0.250	0.265	6.35	6.73
С	0.086	0.094	2.19	2.38
D	0.027	0.035	0.69	0.88
Е	0.018	0.023	0.46	0.58
F	0.037	0.045	0.94	1.14
G	0.090 BSC		2.29 BSC	
Н	0.034	0.040	0.87 1.01	
J	0.018	0.023	0.46	0.58
K	0.350	0.380	8.89	9.65
R	0.180	0.215	4.45	5.45
S	0.025	0.040	0.63	1.01
٧	0.035	0.050	0.89	1.27
Z	0.155		3.93	

STYLE 2: PIN 1. GATE

- 2. DRAIN
- 3. SOURCE DRAIN

ON Semiconductor and un are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice on semiconductor and are registered radiations of semiconduction Components industries, Ite (SCILLO). Solitude services are injust of make drainges without further induce to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Japan Customer Focus Center

Phone: 81-3-5773-3850

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative

NTD20N03L27/D/D