# MOSFET - Power, N-Channel, SUPERFET<sup>®</sup> III, FRFET<sup>®</sup> 650 V, 20 A, 190 mΩ

# NTMT190N65S3HF

### Description

SUPERFET III MOSFET is **onsemi**'s brand-new high voltage super-junction (SJ) MOSFET family that is utilizing charge balance technology for outstanding low on-resistance and lower gate charge performance. This advanced technology is tailored to minimize conduction loss, provide superior switching performance, and withstand extreme dv/dt rate.

Consequently, SUPERFET III MOSFET is very suitable for the various power systems for miniaturization and higher efficiency.

SUPERFET III FRFET MOSFET's optimized reverse recovery performance of body diode can remove additional components and improve system reliability.

The TDFN4 package is an ultra-slim surface-mount package (1 mm high) with a low profile and small footprint (8x8 mm<sup>2</sup>). SUPERFET III MOSFET in a TDFN4 package offers excellent switching performance due to lower parasitic source inductance and separated power and drive sources. TDFN4 offers Moisture Sensitivity Level 1 (MSL 1).


### **Features**

- 700 V @  $T_J = 150 \, ^{\circ}\text{C}$
- Typ  $R_{DS(on)} = 159 \text{ m}\Omega$
- Ultra Low Gate Charge (Typ. Q<sub>g</sub> = 34 nC)
- Low Effective Output Capacitance (Typ. C<sub>oss(eff.)</sub> = 316 pF)
- 100% Avalanche Tested
- These Devices are Pb-Free and are RoHS Compliant

### **Applications**

- Telecom / Server Power Supplies
- Industrial Power Supplies
- UPS / Solar
- Lighting / Charger / Adapter

V <sub>DSS</sub>	R <sub>DS(ON)</sub> MAX	I <sub>D</sub> MAX
650 V	190 mΩ @ 10 V	20 A



**POWER MOSFET** 



TDFN4 8X8 CASE 520AB

### **MARKING DIAGRAM**

o NTMT190 N65S3HF AWLYWW

NTMT190N65S3HF = Specific Device Code

A = Assembly Location
WL = Wafer Lot
Y = Year

WW = Work Week

### **ORDERING INFORMATION**

See detailed ordering and shipping information on page 2 of this data sheet.

# ABSOLUTE MAXIMUM RATINGS (T<sub>C</sub> = 25°C, Unless otherwise specified)

Symbol	Parameter	Value	Unit		
$V_{DSS}$	Drain to Source Voltage		650	V	
$V_{GSS}$	Gate to Source Voltage	DC	±30	V	
		AC (f > 1 Hz)	±30	V	
I <sub>D</sub>	Drain Current	Continuous (T <sub>C</sub> = 25°C)	20	А	
		Continuous (T <sub>C</sub> = 100°C)	12.7		
I <sub>DM</sub>	Drain Current	rent Pulsed (Note 1)		А	
E <sub>AS</sub>	Single Pulsed Avalanche Energy (Note 2)		220	mJ	
I <sub>AS</sub>	Avalanche Current (Note 2)  Repetitive Avalanche Energy (Note 1)		3.7	А	
E <sub>AR</sub>			1.62	mJ	
dv/dt	MOSFET dv/dt		100	V/ns	
	Peak Diode Recovery dv/dt (Note 3)	50			
$P_{D}$	Power Dissipation	(T <sub>C</sub> = 25°C)	162	W	
		Derate Above 25°C	1.3	W/°C	
T <sub>J</sub> , T <sub>STG</sub>	Operating and Storage Temperature Range		-55 to +150	°C	
$T_L$	Maximum Lead Temperature for Soldering, 1/8" from Case for 5 s		300	°C	

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

- 1. Repetitive rating: pulse–width limited by maximum junction temperature. 
  2.  $I_{AS}=3.7$  A,  $R_{G}=25$   $\Omega$  starting  $T_{J}=25^{\circ}C$  
  3.  $I_{SD}\leq 10$  A, di/dt  $\leq 100$  A/ $\mu$ s,  $V_{DD}\leq 400$  V, starting  $T_{J}=25^{\circ}C$

### THERMAL CHARACTERISTICS

Symbol	Parameter	Value	Unit
$R_{ heta JC}$	Thermal Resistance, Junction to Case, Max.	0.77	°C/W
$R_{ heta JA}$	Thermal Resistance, Junction to Ambient, Max. (Note 4)	45	

<sup>4.</sup> Device on 1 in<sup>2</sup> pad 2 oz copper pad on 1.5 x 1.5 in. board of FR-4 material.

### **ORDERING INFORMATION**

Part Number	Top Marking	Package	Reel Size	Tape Width	Shipping <sup>†</sup>
NTMT190N65S3HF	NTMT190N65S3HF	TDFN4	13"	13.3 mm	3000 / Tape & Reel

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

# **ELECTRICAL CHARACTERISTICS** ( $T_C = 25^{\circ}C$ unless otherwise noted)

Symbol	Parameter	Test Condition	Min	Тур	Max	Unit
OFF CHARA	ACTERISTICS	•			-	
BV <sub>DSS</sub>	Drain to Source Breakdown Voltage	$V_{GS} = 0 \text{ V}, I_D = 1 \text{ mA}, T_J = 25^{\circ}\text{C}$	650	_	_	V
		V <sub>GS</sub> = 0 V, I <sub>D</sub> = 1 mA, T <sub>J</sub> = 150°C	700	-	_	V
ΔBV <sub>DSS</sub> /ΔT <sub>J</sub>	Breakdown Voltage Temperature Coefficient	I <sub>D</sub> = 10 mA, referenced to 25°C	-	0.65	-	V/°C
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	V <sub>DS</sub> = 650 V, V <sub>GS</sub> = 0 V	_	-	10	μΑ
		V <sub>DS</sub> = 520 V, T <sub>C</sub> = 125 °C	_	15		
I <sub>GSS</sub>	Gate to Source Leakage Current	$V_{GS} = \pm 30 \text{ V}, V_{DS} = 0 \text{ V}$	_	-	±100	nA
ON CHARA	CTERISTICS					
V <sub>GS(th)</sub>	Gate Threshold Voltage	$V_{GS} = V_{DS}, I_D = 0.43 \text{ mA}$	3.0	-	5.0	V
R <sub>DS(on)</sub>	Static Drain to Source On Resistance	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 10 A	-	159	190	mΩ
9 <sub>FS</sub>	Forward Transconductance	V <sub>DS</sub> = 20 V, I <sub>D</sub> = 10 A	-	11	_	S
DYNAMIC C	HARACTERISTICS					
C <sub>iss</sub>	Input Capacitance	V <sub>DS</sub> = 400 V, V <sub>GS</sub> = 0 V, f = 1 MHz	-	1610	_	pF
C <sub>oss</sub>	Output Capacitance	7	-	30	_	pF
C <sub>oss(eff.)</sub>	Effective Output Capacitance	V <sub>DS</sub> = 0 V to 400 V, V <sub>GS</sub> = 0 V	-	316	_	pF
C <sub>oss(er.)</sub>	Energy Related Output Capacitance	V <sub>DS</sub> = 0 V to 400 V, V <sub>GS</sub> = 0 V	-	59	_	pF
Q <sub>g(tot)</sub>	Total Gate Charge at 10 V	V <sub>DS</sub> = 400 V, I <sub>D</sub> = 10 A, V <sub>GS</sub> = 10 V (Note 5)	-	34	_	nC
Q <sub>gs</sub>	Gate to Source Gate Charge		-	11	-	nC
$Q_{gd}$	Gate to Drain "Miller" Charge		-	13	_	nC
ESR	Equivalent Series Resistance	f = 1 MHz	-	4.1	-	Ω
SWITCHING	CHARACTERISTICS					
t <sub>d(on)</sub>	Turn-On Delay Time	V <sub>DD</sub> = 400 V, I <sub>D</sub> = 10 A,	-	22	_	ns
t <sub>r</sub>	Rise Time	$V_{GS}^{-} = 10 \text{ V}, R_{GEN}^{-} = 4.7 \Omega$ (Note 5)	-	13	_	ns
t <sub>d(off)</sub>	Turn-Off Delay Time		-	53	_	ns
t <sub>f</sub>	Fall Time		_	3.3	-	ns
SOURCE-D	RAIN DIODE CHARACTERISTICS					
I <sub>S</sub>	Maximum Continuous Source to Drain Diode Forward Current			-	20	Α
I <sub>SM</sub>	Maximum Pulsed Source to Drain Diode Forward Current			-	50	Α
$V_{SD}$	Source to Drain Diode Forward Voltage	V <sub>GS</sub> = 0 V, I <sub>SD</sub> = 10 A	-	-	1.3	V
t <sub>rr</sub>	Reverse Recovery Time	V <sub>GS</sub> = 0 V, I <sub>SD</sub> = 10 A,	-	72	-	ns
Q <sub>rr</sub>	Reverse Recovery Charge	di <sub>F</sub> /dt = 100 A/μs	-	255	-	nC

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

5. Essentially independent of operating temperature typical characteristics.

### **TYPICAL CHARACTERISTICS**




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance Variation vs. Drain Current and Gate Voltage




Figure 4. Body Diode Forward Voltage Variation vs. Source Current and Temperature




Figure 5. Capacitance Characteristics




Figure 6. Gate Charge Characteristics

### **TYPICAL CHARACTERISTICS**




Figure 7. Breakdown Voltage Variation vs. Temperature




Figure 9. Maximum Safe Operating Area




Figure 11. E<sub>OSS</sub> vs. Drain-to-Source Voltage




Figure 8. On–Resistance Variation vs.
Temperature




Figure 10. Maximum Drain Current vs. Case Temperature

# **TYPICAL CHARACTERISTICS**




Figure 12. Transient Thermal Response Curve




Figure 13. Gate Charge Test Circuit & Waveform




Figure 14. Resistive Switching Test Circuit & Waveforms




Figure 15. Unclamped Inductive Switching Test Circuit & Waveforms




Figure 16. Peak Diode Recovery dv/dt Test Circuit & Waveforms

### **PACKAGE DIMENSIONS**

# TDFN4 8x8, 2P CASE 520AB



A

5


aaa C

8

В


aaa C

PIN 1 **AREA** 




- A) DOES NOT FULLY CONFORM TO JEDEC REGISTRATION MO-220.


  B) ALL DIMENSIONS ARE IN MILLIMETERS.
  C) DIMENSIONS DO NOT INCLUDE BURRS OR MOLD FLASH. MOLD FLASH OR BURRS DOES NOT EXCEED 0.10MM.
- D) IT IS RECOMMENDED TO HAVE NO TRACES OR VIAS WITHIN THE KEEP OUT AREA.



MIN.         NOM.         MA           A         0.90         1.00         1.10           A1         0.00          0.00           b         0.90         1.00         1.11           c         0.10         0.20         0.31           D         7.90         8.00         8.10           D1         7.10         7.20         7.31           E         7.90         8.00         8.11           E1         4.25         4.35         4.44	MILLIMETERS				
A1         0.00          0.00           b         0.90         1.00         1.10           c         0.10         0.20         0.30           D         7.90         8.00         8.10           D1         7.10         7.20         7.30           E         7.90         8.00         8.10	MAX.				
b 0.90 1.00 1.10 c 0.10 0.20 0.30 D 7.90 8.00 8.10 D1 7.10 7.20 7.30 E 7.90 8.00 8.10	)				
c         0.10         0.20         0.30           D         7.90         8.00         8.10           D1         7.10         7.20         7.31           E         7.90         8.00         8.10	5				
D 7.90 8.00 8.10 D1 7.10 7.20 7.30 E 7.90 8.00 8.10	)				
D1 7.10 7.20 7.30 E 7.90 8.00 8.10	)				
E 7.90 8.00 8.10	)				
	ງື				
E1 4.25 4.35 4.4	)				
	5				
E2 0.15 0.25 0.35	;				
e 2.00 BSC	2.00 BSC				
e1 6.00 BSC	6.00 BSC				
e2 3.10 BSC	3.10 BSC				
K (2.75)	(2.75)				
L 0.40 0.50 0.60	)				
aaa 0.10	0.10				
bbb 0.10	0.10				
ccc 0.05	0.05				
eee 0.05	0.05				
fff 0.10	0.10				
ggg 0.15	0.15				



TOP VIEW



### RECOMMENDED LAND PATTERN

\*FOR ADDITIONAL INFORMATION ON OUR PB-FREE STRATEGY AND SOLDERING DETAILS, PLEASE DOWNLOAD THE ON SEMICONDUCTOR SOLDERING AND MOUNTING TECHNIQUES REFERENCE MANUAL, SOLDERRM/D.

SUPERFET is a registered trademark of Semiconductor Components Industries, LLC. FRFET is a registered trademark of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries.

onsemi, ONSEMI., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="https://www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any EDA class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human

### **PUBLICATION ORDERING INFORMATION**

LITERATURE FULFILLMENT:
Email Requests to: orderlit@onsemi.com

onsemi Website: www.onsemi.com

TECHNICAL SUPPORT North American Technical Support: Voice Mail: 1 800-282-9855 Toll Free USA/Canada Phone: 011 421 33 790 2910

Europe, Middle East and Africa Technical Support:

Phone: 00421 33 790 2910

For additional information, please contact your local Sales Representative