Advance Information

Power MOSFET 25 V, 58 A, Single N- Channel, DPAK/IPAK

Features

- Low R_{DS(on)} to Minimize Conduction Losses
- Low Capacitance to Minimize Driver Losses
- Optimized Gate Charge to Minimize Switching Losses
- These are Pb-Free Devices

Applications

- CPU Power Delivery
- DC-DC Converters
- Low Side Switching

MAXIMUM RATINGS (T_J = 25°C unless otherwise noted)

Param	eter		Symbol	Value	Unit
Drain-to-Source Voltag	V _{DSS}	25	V		
Gate-to-Source Voltage	е		V _{GS}	±20	V
Continuous Drain		T _A = 25°C	I _D	11.5	Α
Current ($R_{\theta JA}$) (Note 1)		T _A = 85°C		9.0	
Power Dissipation $(R_{\theta JA})$ (Note 1)		$T_A = 25^{\circ}C$	PD	2.0	W
Continuous Drain		T _A = 25°C	I _D	9.0	Α
Current ($R_{\theta JA}$) (Note 2)	Steady	T _A = 85°C		7.0	
Power Dissipation $(R_{\theta JA})$ (Note 2)	State	$T_A = 25^{\circ}C$	PD	1.3	W
Continuous Drain		$T_C = 25^{\circ}C$	Ι _D	58	A
Current (R _{θJC}) (Note 1)		$T_{C} = 85^{\circ}C$		45	
Power Dissipation $(R_{\theta JC})$ (Note 1)		$T_C = 25^{\circ}C$	PD	52	W
Pulsed Drain Current	t _p =10μs	T _A = 25°C	I _{DM}	130	Α
Current Limited by Packa	age	T _A = 25°C	I _{DmaxPkg}	45	Α
Operating Junction and	T _J , T _{stg}	-55 to 175	°C		
Source Current (Body Di	۱ _S	43	Α		
Drain to Source dV/dt	dV/dt	6.0	V/ns		
$ Single Pulse Drain-to-S \\ Energy (V_{DD} = 20 V, V_{G3} \\ L = 1.0 \text{ mH, } I_{L(pk)} = 13.5 $	E _{AS}	91.0	mJ		
Lead Temperature for So (1/8" from case for 10 s)	Idering Pu	rposes	ΤL	260	°C

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.


This document contains information on a new product. Specifications and information herein are subject to change without notice.



ON Semiconductor®


http://onsemi.com

V _{(BR)DSS}	R _{DS(on)} MAX	I _D MAX
25 V	9.0 mΩ @ 10 V	58 A
23 V	14 mΩ @ 4.5 V	30 A





(Bend Lead)	(Straight Lead)	(Straight Lead)
CASE 369C	CASE 369AD	CASE 369D
STYLE 2		STYLE 2



ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 6 of this data sheet.

THERMAL RESISTANCE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Junction-to-Case (Drain)	$R_{\theta JC}$	2.9	°C/W
Junction-to-T AB (Drain)	$R_{\theta JC-TAB}$	3.5	
Junction-to-Ambient - Steady State (Note 1)	$R_{\theta JA}$	74	
Junction-to-Ambient - Steady State (Note 2)	$R_{\theta JA}$	116	

Surface-mounted on FR4 board using 1 in sq pad size, 1 oz Cu.
Surface-mounted on FR4 board using the minimum recommended pad size.

ELECTRICAL CHARACTERISTICS (T_J = 25° C unless otherwise noted)

Parameter	Symbol	Test Condition		Min	Тур	Мах	Unit
OFF CHARACTERISTICS							
Drain-to-Source Breakdown Voltage	V _{(BR)DSS}	V _{GS} = 0 V, I	_D = 250 μA	30			V
Drain-to-Source Breakdown Voltage Temperature Coefficient	V _{(BR)DSS} /T _J				25		mV/°C
Zero Gate Voltage Drain Current	I _{DSS}	V _{GS} = 0 V,	$T_J = 25^{\circ}C$			1.0	μA
		$V_{DS} = 24 V$	T _J = 125°C			10	
Gate-to-Source Leakage Current	I _{GSS}	V_{DS} = 0 V, V_{GS} = ±20 V				±100	nA

ON CHARACTERISTICS (Note 3)

Gate Threshold Voltage	V _{GS(TH)}	V_{GS} = V_{DS} , I_D = 250 μ A		1.5		2.5	V
Negative Threshold Temperature Coefficient	V _{GS(TH)} /T _J				5.7		mV/°C
Drain-to-Source On Resistance	R _{DS(on)}	$V_{GS} = 10$ to	I _D = 30 A		7.0	9.0	mΩ
		11.5 V	I _D = 15 A		7.0		
		V _{GS} = 4.5 V	I _D = 30 A		12	14	
			I _D = 15 A		11		
Forward Transconductance	9fs	V _{DS} = 15 V, I _D = 15 A			9.0		S

CHARGES AND CAPACITANCES

Input Capacitance	C _{iss}		1456		pF
Output Capacitance	C _{oss}	V _{GS} = 0 V, f = 1.0 MHz, V _{DS} = 12 V	315		
Reverse Transfer Capacitance	C _{rss}		200		
Total Gate Charge	Q _{G(TOT)}		11	13	nC
Threshold Gate Charge	Q _{G(TH)}	V _{GS} = 4.5 V, V _{DS} = 15 V,	2.5		
Gate-to-Source Charge	Q _{GS}	I _D = 30 A	4.8		
Gate-to-Drain Charge	Q _{GD}		5.0		
Total Gate Charge	Q _{G(TOT)}	V_{GS} = 11.5 V, V_{DS} = 15 V, I _D = 30 A	25		nC

SWITCHING CHARACTERISTICS (Note 4)


Turn-On Delay Time	t _{d(on)}		12.3	ns
Rise Time	t _r	V _{GS} = 4.5 V, V _{DS} = 15 V,	21.3	
Turn-Off Delay Time	t _{d(off)}	I_D = 15 A, R_G = 3.0 Ω	15.1	
Fall Time	t _f		5.3	
Turn-On Delay Time	t _{d(on)}		7.0	ns
Rise Time	t _r	V _{GS} = 11.5 V, V _{DS} = 15 V,	22.7	
Turn-Off Delay Time	t _{d(off)}	I_D = 15 A, R_G = 3.0 Ω	25.3	
Fall Time	t _f		2.8	

Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
Switching characteristics are independent of operating junction temperatures.


ELECTRICAL CHARACTERISTICS (T_J = 25° C unless otherwise noted)

Parameter	Symbol	Test Co	ndition	Min	Тур	Max	Unit
DRAIN-SOURCE DIODE CHARACTER	RISTICS						
Forward Diode Voltage	V _{SD}	V _{GS} = 0 V,	$T_J = 25^{\circ}C$		0.95	1.2	V
		I _S = 30 A	T _J = 125°C		0.83		
Reverse Recovery Time	t _{RR}		V _{GS} = 0 V, dls/dt = 100 A/μs,		19.5		ns
Charge Time	ta	V _{GS} = 0 V, dls/			10.7		
Discharge Time	tb	I _S = 30 A			8.8		
Reverse Recovery Time	Q _{RR}				9.2		nC
PACKAGE PARASITIC VALUES							
Source Inductance	L _S				2.49		nH
Drain Inductance, DPAK	L _D	7			0.0164		
Drain Inductance, IPAK	L _D	$T_A = 2$	T _A = 25°C		1.88		
Gate Inductance	L _G	1			3.46		
Gate Resistance	R _G	1			2.4		Ω


TYPICAL PERFORMANCE CURVES




TYPICAL PERFORMANCE CURVES











Variation vs. Gate Resistance




Figure 8. Gate-To-Source and Drain-To-Source Voltage vs. Total Charge






Figure 10. Diode Forward Voltage vs. Current




ID, DRAIN CURRENT (AMPS)

TYPICAL PERFORMANCE CURVES








ORDERING INFORMATION


Order Number	Package	Shipping [†]
NTD4809NAG	DPAK (Pb-Free)	75 Units/Rail
NTD4809NAT4G	DPAK (Pb-Free)	2500 Tape & Reel
NTD4809NA-1G	IPAK (Pb-Free)	75 Units/Rail
NTD4809NA-35G	IPAK Trimmed Lead (3.5 ± 0.15 mm) (Pb-Free)	75 Units/Rail

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

PACKAGE DIMENSIONS

DPAK CASE 369D-01 **ISSUE B**





- NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: INCH.

	INC	HES	MILLIN	IETERS
DIM	MIN	MAX	MIN	MAX
Α	0.235	0.245	5.97	6.35
в	0.250	0.265	6.35	6.73
С	0.086	0.094	2.19	2.38
D	0.027	0.035	0.69	0.88
Е	0.018	0.023	0.46	0.58
F	0.037	0.045	0.94	1.14
G	0.090	BSC	2.29 BSC	
н	0.034	0.040	0.87	1.01
J	0.018	0.023	0.46	0.58
К	0.350	0.380	8.89	9.65
R	0.180	0.215	4.45	5.45
S	0.025	0.040	0.63	1.01
v	0.035	0.050	0.89	1.27
Z	0.155		3.93	


STYLE 2: PIN 1. GATE 2. DRAIN


3. SOURCE

4. DRAIN

3.5 MM IPAK, STRAIGHT LEAD CASE 369AD-01







OPTIONAL CONSTRUCTION

NOTES:

- NOTES: 1.. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994. 2.. CONTROLLING DIMENSION: MILLIMETERS. 3. DIMENSION 5 APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.15 AND 0.30mm FROM TERMINAL TIP. 4. DIMENSIONS D AND E DO NOT INCLUDE


4.	DIMENSIONS D AND E DO NOT II	NCLUDE
	MOLD GATE OR MOLD FLASH.	

	MILLIMETERS		
DIM	MIN	MAX	
Α	2.19	2.38	
A1	0.46	0.60	
A2	0.87	1.10	
b	0.69	0.89	
b1	0.77	1.10	
D	5.97	6.22	
D2	4.80		
E	6.35	6.73	
E2	4.70		
E3	4.45	5.46	
е	2.28 BSC		
L	3.40	3.60	
L1		2.10	
L2	0.89	1.27	

Downloaded from Arrow.com.

PACKAGE DIMENSIONS

DPAK CASE 369C-01 ISSUE O




NOTES:

1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: INCH.

	INCHES		MILLIMETERS	
DIM	MIN	MAX	MIN	MAX
Α	0.235	0.245	5.97	6.22
В	0.250	0.265	6.35	6.73
С	0.086	0.094	2.19	2.38
D	0.027	0.035	0.69	0.88
E	0.018	0.023	0.46	0.58
F	0.037	0.045	0.94	1.14
G	0.180 BSC		4.58 BSC	
н	0.034	0.040	0.87	1.01
J	0.018	0.023	0.46	0.58
ĸ	0.102	0.114	2.60	2.89
L	0.090 BSC		2.29 BSC	
R	0.180	0.215	4.57	5.45
S	0.025	0.040	0.63	1.01
U	0.020		0.51	
v	0.035	0.050	0.89	1.27
Z	0.155		3.93	

SOLDERING FOOTPRINT*



*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and 💷 are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC observed any end to the provide and the part in the validated for each customer application by customer's technical experts. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications and actual performance in the body, or other applications and actual performance in the body, or other applications are as components in systems intended for surgical implant into the body, or other applications are as components in systems intended for surgical implant into the body, or other applications and actual performance in the performance in the performance and the performance and the performance and actual performance and bit intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Japan Customer Focus Center Phone: 81-3-5773-3850

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative