

STM1404

3 V FIPS-140

security supervisor with battery switchover

Features

- STM1404 supports FIPS-140 security level 4
 - Four high-impedance physical tamper inputs
 - Over/under operating voltage detector
 - Security alarm (SAL) on tamper detection
 - Over/under operating temperature detector
 - Over/under temperature thresholds are customer-selectable and factoryprogrammed
- Supervisory functions
 - Automatic battery switchover
 - RST output (open drain)
 - Manual (push-button) reset input (MR)
 - Power-fail comparator (PFI/PFO)
- Vccsw (V_{CC} switch output)
 - Low when switched to V_{CC}
 - High when switched to V_{BAT} (BATT ON indicator)
- Battery low voltage detector (power-up)



QFN16, 3 mm x 3 mm (Q)

- Optional V_{REF} (1.237 V)
 - (Available for STM1404A only)
- Low battery supply current (5.3 µA typ)
- Secure low profile 16-pin, 3 x 3 mm, QFN package
- RoHS compliance
 - Lead-free components compliant with the RoHS directive

Table 1. Device summary

Device	Standard supervisory functions ⁽¹⁾	Physical tamper inputs	Over/under voltage alarms	Over/under temperature alarms	V _{REF} (1.237 V) option	V _{OUT} status, during alarm	Vccsw status, during alarm
STM1404A	~	~	~	~	~	ON	Normal mode ⁽²⁾
STM1404B ⁽³⁾	~	~	~	~	Note ⁽⁴⁾	High-Z	High
STM1404C	~	~	~	~	Note ⁽⁴⁾	Ground	High

- 1. Reset output, power-fail comparator, battery low detection (SAL, RST, PFO, and BLD are open drain).
- 2. Normal mode: low when V_{OUT} is internally switched to V_{CC} and high when V_{OUT} is internally switched to battery.
- 3. Contact local ST sales office for availability.
- 4. Pin 9 is the V_{REF} pin for STM1404A. It is the V_{TPU} pin for STM1404B/C.

August 2008 Rev 5 1/36

Contents STM1404

Contents

1	Desc	ription .		6
	1.1	V _{OUT} pi	n modes	6
		1.1.1	STM1404A	6
		1.1.2	STM1404B	6
		1.1.3	STM1404C	6
2	Pin d	escripti	ons	12
	2.1	SAL, se	ecurity alarm output (open drain)	12
	2.2	TP ₁ , TF	93	12
	2.3	TP ₂ , TF	94	12
		2.3.1	Vccsw, V _{CC} switch output	
	2.4	\overline{BLD} , V_E	$_{ m BAT}$ low voltage detect output (open drain) $ \ldots $	
	2.5	Active-I	ow RST output (open drain)	13
	2.6	MR, ma	nual reset input	
	2.7	PFO, po	ower-fail output (open drain)	
	2.8	PFI, po	wer-fail input	13
	2.9	V _{REF} , re	eference voltage output (1.237, typ)	14
	2.10	V _{OUT} .		
	2.11	V_{TPU} .		
	2.12	V _{CC}		
	2.13	V _{BAT} .		
	2.14	V_{SS}		14
3	Opera	ation		15
	3.1	Reset in	nput	
	3.2	Push-b	utton reset input	
	3.3	Backup	battery switchover	
	3.4	Applica	tions information	16
	3.5	Negativ	re-going V _{CC} transients and undershoot	17
4	Tamp	er dete	ction	18
	4.1	Physica	d	18

STM1404																										C	ont	ter	nts
	4.2		-		-	olta	_																						
	4.3		Ier	npe	era	tur	е.	•				٠.			•	 	•	 		•	 	 •	 	 	•			•	18
5	Турі	ca	Ιo	pe	ra	tin	g	ch	ar	ac	te	eris	sti	CS	•									 •					19
6	Maxi	im	un	ı ra	ati	ng	s.									 					 •							- :	24
7	DC a	ano	A k	C	pa	ara	me	ete	ers	.	-					 			•		 •		 •					- :	25
8	Pack	κaς	ge	me	ecl	haı	nic	al	d	ata	а					 					 •			 •		•		- ;	31
9	Part	nι	ım	be	rir	ng					-					 					 •			 •				. ;	33
10	Revi	sic	on	hi	sto	ory	, ,									 												. ;	35

List of tables STM1404

List of tables

Table 1.	Device summary	1
Table 2.	Signal names	7
Table 3.	I/O status in battery backup	. 16
Table 4.	Absolute maximum ratings	. 24
Table 5.	Operating and AC measurement conditions	. 25
Table 6.	DC and AC characteristics	. 26
Table 7.	Physical and environmental tamper detection levels	. 30
Table 8.	QFN16 - 16-lead, quad, flat package, no lead, 3 x 3 mm body size mechanical data	. 32
Table 9.	Ordering information scheme (see Figure 31 on page 34 for marking information)	. 33
Table 10.	Document revision history	. 35

STM1404 List of figures

List of figures

Figure 1.	Logic diagram	/
Figure 2.	QFN16 connections	8
Figure 3.	Block diagram	8
Figure 4.	Hardware hookup	9
Figure 5.	Tamper pin (TP ₁ or TP ₃) normally high (NH) external hookup (switch closed)	10
Figure 6.	Tamper pin (TP ₁ or TP ₃) normally high (NH) external hookup (switch open)	10
Figure 7.	Tamper pin (TP ₂ or TP ₄) normally low (NL) external hookup (switch closed)	10
Figure 8.	Tamper pin (TP ₂ or TP ₄) normally low (NL) external hookup (switch open)	11
Figure 9.	Power-fail comparator waveform	17
Figure 10.	Supply voltage protection	17
Figure 11.	V _{BAT} -to-V _{OUt} on-resistance vs. temperature	19
Figure 12.	Supply current vs. temperature (no load)	19
Figure 13.	V _{PFI} threshold vs. temperature	
Figure 14.	Reset comparator propagation delay vs. temperature	20
Figure 15.	Power-up t _{rec} vs. temperature	
Figure 16.	Normalized reset threshold vs. temperature	
Figure 17.	PFI to PFO propagation delay vs. temperature	21
Figure 18.	RST output voltage vs. supply voltage	21
Figure 19.	RST response time (assertion)	21
Figure 20.	Power-fail comparator response time (assertion)	22
Figure 21.	Power-fail comparator response time (de-assertion)	22
Figure 22.	V _{CC} to reset propagation delay vs. temperature	23
Figure 23.	Maximum transient duration vs. reset threshold overdrive	23
Figure 24.	AC testing input/output waveforms	25
Figure 25.	MR timing waveform	25
Figure 26.	STM1404 switchover diagram, condition A (V _{BAT} < V _{SW})	26
Figure 27.	STM1404 switchover diagram, condition B (V _{BAT} > V _{SW})	26
Figure 28.	Temperature hysteresis	30
Figure 29.	QFN16 – 16-lead, quad, flat package, no lead, 3 x 3 mm body size, outline	31
Figure 30.	QFN16 – 16-lead, quad, flat package, no lead, 3 x 3 mm, recommended footprint	32
Figure 31	Topside marking information	34

Description STM1404

1 Description

The STM1404 family of security supervisors are a low power family of intrusion (tamper) detection chips targeted at manufacturers of POS terminals and other systems, to enable them to meet **physical and/or environmental** intrusion monitoring requirements as mandated by various standards, such as Federal Information Processing Standards (FIPS) Pub 140 entitled "Security Requirements for Cryptographic Modules," published by the National Institute of Standards and Technology, U.S. Department of Commerce), EMVCo, ISO, ZKA, and VISA PED.

STM1404 will target the highest security level 4 and include both physical and environmental (voltage and temperature) monitoring.

The STM1404 include automatic battery switchover, \overline{RST} output (open drain), manual (push-button) reset input (\overline{MR}), power-fail comparator (PFI/ \overline{PFO}), physical and/or environmental tamper detect/security alarm, and battery low voltage detect features.

The STM1404A also offers a V_{REF} (1.237V) as an option on pin 9. On STM1404B/C this pin is V_{TPU} (internally switched V_{CC} or V_{BAT}).

1.1 V_{OUT} pin modes

The STM1404 is available in three versions, corresponding to three modes of the V_{OUT} pin (supply voltage out), when the \overline{SAL} (security alarm) is asserted (active-low) upon tamper detection:

1.1.1 STM1404A

 V_{OUT} stays ON (at V_{CC} or V_{BAT}) when \overline{SAL} is driven low (activated).

1.1.2 STM1404B

V_{OUT} is set to High-Z when SAL is driven low (activated).


1.1.3 STM1404C

 V_{OUT} is driven to ground when \overline{SAL} is activated (may be used when V_{OUT} is connected directly to the V_{CC} pin of the external SRAM that holds the cryptographic codes).

All variants (see *Table 1: Device summary*) are pin-compatible and available in a security-friendly, low profile, 16-pin QFN package.

STM1404 Description

Figure 1. Logic diagram



- 1. V_{REF} only for STM1404A; V_{TPU} for STM1404B/C.
- 2. Normal mode: low when V_{OUT} is internally switched to V_{CC} and High when V_{OUT} is internally switched to battery.
- 3. \overline{SAL} , \overline{RST} , \overline{PFO} , and \overline{BLD} are open drain.

Table 2. Signal names


Table 2. Oighai haines	
Vccsw ⁽¹⁾	V _{CC} switch output
MR	Manual (push-button) reset input
PFI	Power-fail input
TP ₁ - TP ₄	Independent physical tamper detect pins 1 through 4
V _{OUT}	Supply voltage output
RST ⁽²⁾	Active-low reset output
PFO ⁽²⁾	Power-fail output
SAL ⁽²⁾	Security alarm output
BLD ⁽²⁾	Battery low voltage detect
V _{REF} ⁽³⁾	1.237 V reference voltage
V _{TPU} ⁽³⁾	Tamper pull-up (V _{CC} or V _{BAT})
V _{BAT}	Backup supply voltage
V _{CC}	Supply voltage
V _{SS}	Ground

- Normal mode: low when V_{OUT} is internally switched to V_{CC} and high when V_{OUT} is internally switched to battery.
- 2. SAL, RST, PFO, and BLD are open drain.
- 3. V_{REF} only for STM1404A; V_{TPU} for STM1404B/C.

Note: See Section 2: Pin descriptions on page 11 for details.

Description STM1404


Figure 2. QFN16 connections



Note: See Section 2: Pin descriptions on page 11 for details.

- 1. Normal mode: low when V_{OUT} is internally switched to V_{CC} and high when V_{OUT} is internally switched to battery.
- 2. SAL, RST, PFO, and BLD are open drain.
- 3. V_{REF} only for STM1404A; V_{TPU} for STM1404B/C.

Figure 3. Block diagram




- 1. Required for battery-reverse charging protection
- 2. User supplied
- 3. Open drain
- 4. V_{REF} only for STM1404A; V_{TPU} for STM1404B/C

577


STM1404 Description

Figure 4. Hardware hookup



- Normal mode: low when V_{OUT} is internally switched to V_{CC} and high when V_{OUT} is internally switched to battery.
- 2. Capacitor (C) is typically \geq 10 μ F.
- 3. Open drain
- 4. Diode is required for battery reverse charge protection.
- 5. V_{REF} only for STM1404A; V_{TPU} for STM1404B/C


Figure 5. Tamper pin (TP₁ or TP₃) normally high (NH) external hookup (switch closed)



1. R typical is 10 M Ω . Resistors must be protected against conductive materials.


Description STM1404

Figure 6. Tamper pin (TP₁ or TP₃) normally high (NH) external hookup (switch open)




1. R typical is 10 M Ω . Resistors must be protected against conductive materials.

Figure 7. Tamper pin (TP₂ or TP₄) normally low (NL) external hookup (switch closed)



1. R typical is 10 M Ω . Resistors must be protected against conductive materials.

Figure 8. Tamper pin (TP₂ or TP₄) normally low (NL) external hookup (switch open)



1. R typical is 10 $\text{M}\Omega.$ Resistors must be protected against conductive materials.

STM1404 Pin descriptions

2 Pin descriptions

See Figure 1: Logic diagram and Table 2: Signal names for a brief overview of the signals connected to this device.

2.1 SAL, security alarm output (open drain)

This signal can be generated when ANY of the following conditions occur:

- $V_{INT} > V_{HV}$, where V_{HV} = upper voltage trip limit (4.2 V typ); and where $V_{INT} = V_{CC}$ or V_{BAT} :
- V_{INT} < V_{LV}, where V_{LV} = lower voltage trip limit (2.0 V typ); and where V_{INT} = V_{CC} or V_{BAT}; or
- When any of the physical tamper inputs, TP₁ to TP₄, change from their normal states to the opposite (i.e., intrusion of a physical enclosure).
- T_A > T_H, where T_H is an upper temperature trip limit specified by the customer (+80°C, +85°C, and +95°C), factory-programmed (STM1404 only);
- T_A < T_L, where T_L is a lower temperature trip limit specified by the customer (-25°C or -35°C), factory-programmed (STM1404 only);

Note: 1 The default state of the SAL output during initial power-up is undetermined.

2 The alarm function will operate either with V_{CC} on or when the part is internally switched from V_{CC} to V_{BAT} .

2.2 TP₁, TP₃

Physical tamper detect pin set normally to high (NH). They are connected externally through a closed switch or a high-impedance resistor to V_{OUT} (in the case of STM1404A) or V_{TPU} (in the case of STM1404B/C. A tamper condition will be detected when the input pin is pulled low (see *Figure 5* and *Figure 6 on page 10*). If not used, tie the pin to V_{OUT} (for STM1404A) or V_{TPU} (for STM1404B/C).

2.3 TP_2 , TP_4

Physical tamper detect pin set normally to low (NL). They are connected externally through a high-impedance resistor or a closed switch to V_{SS} . A tamper condition will be detected when the input pin is pulled high (see *Figure 7* and *Figure 8 on page 10*). If not used, tie the pin to V_{SS} .

2.3.1 Vccsw, V_{CC} switch output

This output is low when V_{OUT} (see Section 2.10: V_{OUT} on page 13) is internally switched to V_{CC} ; in this mode it may be used to turn on an external p-channel MOSFET switch which can source an external device directly from V_{CC} for currents greater than 80 mA (bypassing the STM1404).

This pin goes high when V_{OUT} is internally switched to V_{BAT} and may be used as a "BATTERY ON" indicator.

Pin descriptions STM1404

If a security alarm (\overline{SAL}) is issued on tamper, then the state of the \overline{Vccsw} pin is as follows:

- STM1404A (V_{OUT} remains ON when SAL is active-low): Vccsw pin will continue to operate in normal mode;
- 2. STM1404B (V_{OUT} is taken to High-Z when SAL is active-low): Vccsw pin will be set to high when this occurs; and
- 3. STM1404C (V_{OUT} is driven to ground when SAL is active-low): Vccsw pin will be set to high when this occurs.

2.4 BLD, V_{BAT} low voltage detect output (open drain)

This is an internally loaded test of the battery, activated only during a power-up sequence to insure that the battery is good either prior to or after encapsulation of the module. There are three customer options for V_{DET} :

- 2.3 V (2.5 V external diode drop of about 0.2 V) for a 3 V lithium cell
- 2.5 V (2.7 V 0.2 V) for a 3 V lithium cell or
- 3.2 V (3.4 V 0.2 V) for a 3.68 V lithium "AA" battery

This output pin will go active-low when it detects a voltage on the V_{BAT} pin below V_{DET} . BLD will be released when V_{CC} drops below V_{RST} .

2.5 Active-low RST output (open drain)

Goes low and stays low when V_{CC} drops below V_{RST} (Reset Threshold selected by the customer), or when \overline{MR} is logic low. It remains low for t_{rec} (200ms, typical) AFTER V_{CC} rises above V_{RST} and \overline{MR} goes from low to high.

2.6 MR, manual reset input

A logic low on \overline{MR} asserts the \overline{RST} output. The \overline{RST} output remains asserted as long as \overline{MR} is low and for t_{rec} after \overline{MR} returns to high. This active low input has an internal 40 k Ω (typical) pull-up resistor. It can be driven from a TTL or CMOS logic line or shorted to ground with a switch. Leave it open if unused.

2.7 PFO, power-fail output (open drain)

When PFI is less than V_{PFI} (power-fail input threshold voltage) or V_{CC} falls below V_{SW} (battery switchover threshold ~ 2.4 V), \overline{PFO} goes low, otherwise, \overline{PFO} remains high. Leave this pin open if unused.

2.8 PFI, power-fail input

When PFI is less than V_{PFI} , or when V_{CC} falls below V_{SW} (see \overline{PFO} , above), \overline{PFO} goes active-low. If this function is unused, connect this pin to V_{SS} .

STM1404 Pin descriptions

2.9 V_{REF}, reference voltage output (1.237, typ)

This is valid only when V_{CC} is between 2.4 V and 3.6 V. When V_{CC} falls below 2.4 V (V_{SW}), V_{REF} is pulled to ground with an internal 100 k Ω resistor. This is an optional feature available on the STM1404A. On the STM1404B/C, this pin is V_{TPU} (internally switched V_{CC} or V_{BAT}). If unused, this pin should float.

2.10 V_{OUT}

This is the supply voltage output. When V_{CC} rises above V_{SO} (battery backup switchover voltage), V_{OUT} is supplied from V_{CC} . In this condition, V_{OUT} may be connected externally to V_{CC} through a p-channel MOSFET switch. When V_{CC} falls below the lower value of V_{SW} (~2.4 V), or V_{BAT} , V_{OUT} is supplied from V_{BAT} . It is recommended that the V_{OUT} pin be connected externally to a capacitor that will retain a charge for a period of time, in case an intruder forces V_{CC} or V_{BAT} to ground. The rectifying diode connected from the positive terminal of the battery to the V_{BAT} pin of the STM1404 will prevent discharge of the capacitor. Three variations of parts will be offered with the following options:

- STM1404A: V_{OUT} remains ON when SAL is active-low; Vccsw pin will continue to operate in normal mode (see Section 2.3.1: Vccsw, V_{CC} switch output on page 11);
- 2. STM1404B: V_{OUT} is taken to High-Z when SAL is active-low; Vccsw pin will be set to high when this occurs; and
- 3. STM1404C: V_{OUT} is driven to ground when SAL is active-low; Vccsw pin will be set to high when this occurs.

2.11 V_{TPII}

For STM1404B and STM1404C, this pin provides pull-up voltage for the physical tamper pins (TP1-4). This pin is not to be used as voltage supply source for any other purpose.

Note: V_{TPU} is the internally switched supply voltage from either the V_{CC} pin or the V_{BAT} pin.

V_{CC}

This is the supply voltage (2.2 V to 3.6 V).

2.13 V_{BAT}

This is the secondary (backup battery) supply voltage. The pin is connected to the positive terminal of the battery with a rectifying diode like the BAT54J from STMicroelectronics for reverse charge protection. Voltage at this pin, after diode rectification, will be approximately 0.2 V less than the battery voltage, and will depend on the type of battery used as well as the I_{BAT} being drawn. (A capacitor of at least 1.0 μ F connected between the V_{BAT} pin and V_{SS} is required.) If no battery is used, connect the V_{BAT} pin to the V_{CC} pin.

2.14 V_{SS}

Ground, V_{SS}, is the reference for the power supply. It must be connected to system ground.

Operation STM1404

3 Operation

3.1 Reset input

The STM1404 security supervisor asserts a reset signal to the MCU whenever V_{CC} goes below the reset threshold (V_{RST}), or when the push-button reset input (\overline{MR}) is taken low. \overline{RST} is guaranteed to be a logic low for 0 V < V_{CC} < V_{RST} if V_{BAT} is greater than 1 V. Without a backup battery, \overline{RST} is guaranteed valid down to V_{CC} =1V.

During power-up, once V_{CC} exceeds the reset threshold an internal timer keeps \overline{RST} low for the reset time-out period, t_{rec} . After this interval \overline{RST} returns high.

If V_{CC} drops below the reset threshold, RST goes low. Each time RST is asserted, it stays low for at least the reset time-out period (t_{rec}). Any time V_{CC} goes below the reset threshold the internal timer clears. The reset timer starts when V_{CC} returns above the reset threshold.

3.2 Push-button reset input

A logic low on $\overline{\text{MR}}$ asserts reset. Reset remains asserted while $\overline{\text{MR}}$ is low, and for t_{rec} (see Figure 25 on page 24) after it returns high. The $\overline{\text{MR}}$ input has an internal 40 k Ω pull-up resistor, allowing it to be left open if not used. This input can be driven with TTL/CMOS-logic levels or with open-drain/collector outputs. Connect a normally open momentary switch from $\overline{\text{MR}}$ to ground to create a manual reset function; external debounce circuitry is not required. If $\overline{\text{MR}}$ is driven from long cables or the device is used in a noisy environment, connect a 0.1µF capacitor from $\overline{\text{MR}}$ to V_{SS} to provide additional noise immunity. $\overline{\text{MR}}$ may float, or be tied to V_{CC} when not used.

3.3 Backup battery switchover

In the event of a power failure, it may be necessary to preserve the contents of external SRAM through V_{OUT} . With a backup battery installed with voltage V_{BAT} , the devices automatically switch the SRAM to the backup supply when V_{CC} falls.

Note: If backup battery is not used, connect both V_{BAT} and V_{OUT} to V_{CC} .

This family of security supervisors does not always connect V_{BAT} to V_{OUT} when V_{BAT} is greater than V_{CC} . V_{BAT} connects to V_{OUT} (through a 100Ω switch) when V_{CC} is below V_{SW} (~2.4 V) or V_{BAT} (whichever is lower). This is done to allow the backup battery (e.g., a 3.6 V battery) to have a higher voltage than V_{CC} .

Assuming that V_{BAT} > 2.0 V, switchover at V_{SO} ensures that battery backup mode is entered before V_{OUT} gets too close to the 2.0 V minimum required to reliably retain data in most external SRAMs. When V_{CC} recovers, hysteresis is used to avoid oscillation around the V_{SO} point. V_{OUT} is connected to V_{CC} through a 3 Ω PMOS power switch.

The backup battery may be removed while V_{CC} is valid, assuming V_{BAT} is adequately decoupled (0.1 μ F typ), without danger of triggering a reset.

14/36

Note:

STM1404 Operation

Table 3. I/O status in battery backup

Pin	Status
V _{OUT}	Connected to V _{BAT} through internal switch
V _{CC}	Disconnected from V _{OUT}
PFI	Disabled
PFO	Logic low
MR	Disabled
RST	Logic low
V _{BAT}	Connected to V _{OUT}
Vccsw	Logic high
V _{REF}	Pulled to V _{SS} below 2.4 V (V _{SW})
BLD	Logic high
V _{TPU}	Connected to V _{BAT} through an internal switch

The power-fail input (PFI) is compared to an internal reference voltage (independent from the V_{RST} comparator). If PFI is less than the power-fail threshold (V_{PFI}), the power-fail output (PFO) will go low. This function is intended for use as an undervoltage detector to signal a failing power supply. Typically PFI is connected through an external voltage divider (see *Figure 4 on page 9*) to either the unregulated DC input (if it is available) or the regulated output of the V_{CC} regulator. The voltage divider can be set up such that the voltage at PFI falls below V_{PFI} several milliseconds before the regulated V_{CC} input to the STM1404 or the microprocessor drops below the minimum operating voltage.

During battery backup, the power-fail comparator is turned off and \overline{PFO} goes (or remains) low (see *Figure 9 on page 16*). This occurs after V_{CC} drops below V_{SW} (~2.4 V). When power returns, the power-fail comparator is enabled and \overline{PFO} follows PFI. If the comparator is unused, PFI should be connected to V_{SS} and \overline{PFO} left unconnected. \overline{PFO} may be connected to \overline{MR} so that a low voltage on PFI will generate a reset output.

3.4 Applications information

These supervisor circuits are not short-circuit protected. Shorting V_{OUT} to ground - excluding power-up transients such as charging a decoupling capacitor - destroys the device. Decouple both V_{CC} and V_{BAT} pins to ground by placing 0.1 μF capacitors as close to the device as possible.

Operation STM1404




Figure 9. Power-fail comparator waveform

3.5 Negative-going V_{CC} transients and undershoot

The STM1404 devices are relatively immune to negative-going V_{CC} transients (glitches). Figure 23 on page 22 was generated using a negative pulse applied to V_{CC} , starting at V_{RST} + 0.3 V and ending below the reset threshold by the magnitude indicated (comparator overdrive). The graph indicates the maximum pulse width a negative V_{CC} transient can have without causing a reset pulse. As the magnitude of the transient increases (further below the threshold), the maximum allowable pulse width decreases. Any combination of duration and overdrive which lies under the curve will NOT generate a reset signal. Typically, a V_{CC} transient that goes 100 mV below the reset threshold and lasts 40 μ s or less will not cause a reset pulse. A 0.1 μ F bypass capacitor mounted as close as possible to the V_{CC} pin provides additional transient immunity (see Figure 10).

In addition to transients that are caused by normal SRAM operation, power cycling can generate negative voltage spikes on V_{CC} that drive it to values below V_{SS} by as much as one volt. These negative spikes can cause data corruption in the SRAM while in battery backup mode. To protect from these voltage spikes, STMicroelectronics recommends connecting a schottky diode from V_{CC} to V_{SS} (cathode connected to V_{CC} , anode to V_{SS}). Schottky diode 1N5817 is recommended for through hole and MBRS120T3 is recommended for surface mount.




Figure 10. Supply voltage protection

STM1404 Tamper detection

4 Tamper detection

4.1 Physical

There are four (4) high-impedance physical tamper detect input pins, 2 normally set to high (NH) and 2 normally set to low (NL). Each input is designed with a glitch immunity (see *Table 7 on page 29*). These inputs can be connected externally to several types of actuator devices (e.g., switches, wire mesh). A tamper on any one of the four inputs that causes its state to change will trigger the security alarm (SAL) and drive it to active-low. Once the tamper condition no longer exists, the SAL will return to its normal high state.

 TP_1 and TP_3 are set normally to high (NH). They are connected externally through a closed switch or a high-impedance resistor to V_{OUT} (in the case of STM1404A or STM1404A) or V_{TPU} (in the case of STM1404B/C), A tamper condition will be detected when the input pin is pulled low (see *Figure 5* and *Figure 6 on page 10*). If not used, tie the pin to V_{OUT} or V_{TPU} .

 TP_2 and TP_4 are set normally to low (NL). They are connected externally through a high-impedance resistor or a closed switch to V_{SS} . A tamper condition will be detected when the input pin is pulled high (see *Figure 7* and *Figure 8 on page 10*). If not used, tie the pin to V_{SS} .

4.2 Supply voltage

The internally switched supply voltage, V_{INT} (either V_{CC} input or V_{BAT} input) is continuously monitored. If V_{INT} should exceed the over voltage trip point, V_{HV} (set at 4.2V, typical), or should go below the under voltage trip point, V_{LV} (set at 2.0v, typical). \overline{SAL} will be driven active-low. Once the tamper condition no longer exists, the \overline{SAL} pin will return to its normal high state.

4.3 Temperature

The STM1404 has a built-in, bandgap-based sensor to monitor the temperature. If a preset (customer-selectable, factory-programmed) over-temperature trip point (T_H) or undertemperature trip point (T_L) is exceeded, the \overline{SAL} is asserted low.

When no tamper condition exists, SAL is normally high (see *Section 2: Pin descriptions on page 11*).

When a tamper is detected, the SAL is activated (driven low), independent of the part type. V_{OUT} can be driven to one of three states, depending on which variant of STM1404 is being used (see *Table 1 on page 1*):

- ON
- High-Z or
- Ground (V_{SS})

Note:

The STM1404 must be initially powered above V_{RST} to enable the tamper detection alarms. For example, if the battery is on while $V_{CC} = 0$ V, no alarm condition can be detected until V_{CC} rises above V_{RST} (and t_{rec} expires). From this point on, alarms can be detected either on battery or V_{CC} . This is done to avoid false alarms when the device goes from no power to its operational state.



5 Typical operating characteristics

Note: Typical values are at $T_A = 25$ °C.

Figure 11. V_{BAT} -to- V_{OUt} on-resistance vs. temperature





Figure 12. Supply current vs. temperature (no load)



57

1.250 V_{PFI} THRESHOLD [V] 1.245 1.240 1.235 1.230 1.225 -50 -30 -10 30 50 90 130 TEMPERATURE [°C] AI09693

Figure 13. V_{PFI} threshold vs. temperature

Figure 14. Reset comparator propagation delay vs. temperature




Figure 15. Power-up t_{rec} vs. temperature





Figure 16. Normalized reset threshold vs. temperature






Figure 17. PFI to PFO propagation delay vs. temperature

Figure 18. RST output voltage vs. supply voltage




Figure 19. RST response time (assertion)




477

4.0 1.45 1.40 3.0 VPFO LEVEL [V] - 1.35 ∑ PFO 1.30 F · 1.25 > PFI 1.0 1.20 0.0 1.15 2µs/div Al09153b

Figure 20. Power-fail comparator response time (assertion)









Figure 22. V_{CC} to reset propagation delay vs. temperature





STM1404 Maximum ratings

6 Maximum ratings

Stressing the device above the rating listed in the absolute maximum ratings table may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Refer also to the STMicroelectronics SURE Program and other relevant quality documents.

Table 4. Absolute maximum ratings

Symbol	Parameter	Value	Unit
T _{STG}	Storage temperature (V _{CC} off, V _{BAT} off)	-55 to 150	°C
T _{SLD} ⁽¹⁾	Lead solder temperature for 10 seconds	260	°C
V _{IO}	Input or output voltage	-0.3 to V_{CC} +0.3	٧
V _{CC} /V _{BAT}	Supply voltage	-0.3 to 4.5	V
I _O	Output current	20	mA
P _D	Power dissipation	320	mW

Reflow at peak temperature of 255°C to 260°C for < 30 seconds (total thermal budget not to exceed 180°C for between 90 to 150 seconds).

7 DC and AC parameters

This section summarizes the operating measurement conditions, and the DC and AC characteristics of the device. The parameters in the DC and AC characteristics tables that follow, are derived from tests performed under the measurement conditions summarized in *Table 5: Operating and AC measurement conditions*. Designers should check that the operating conditions in their circuit match the operating conditions when relying on the quoted parameters.

Table 5. Operating and AC measurement conditions

Parameter	STM1404	Unit
V _{CC} /V _{BAT} supply voltage	2.2 to 3.6	V
Ambient operating temperature (T _A)	-40 to 85	°C
Input rise and fall times	≤ 5	ns
Input pulse voltages	0.2 to 0.8V _{CC}	V
Input and output timing ref. voltages	0.3 to 0.7V _{CC}	V

Figure 24. AC testing input/output waveforms




Figure 25. MR timing waveform




Figure 26. STM1404 switchover diagram, condition A ($V_{BAT} < V_{SW}$)




Figure 27. STM1404 switchover diagram, condition B ($V_{BAT} > V_{SW}$)




Table 6. DC and AC characteristics

Sym	Alter- native	Description	Test condition ⁽¹⁾	Min	Тур	Max	Unit
V_{CC} , $V_{BAT}^{(2)}$		Operating voltage	$T_A = -40 \text{ to } +85^{\circ}\text{C}$	2.2		3.6	V
		V _{CC} supply current (STM1404A)	Typ @ 3.3 V, 25°C		50	65	μА
I _{CC}		V _{CC} supply current (STM1404B,C)	1yp & 3.3 v, 23 C		35	50	μА
		V _{CC} supply current in battery backup mode	Excluding I_{OUT} $(V_{BAT} = 2.3 \text{ V}, V_{CC} = 2.0 \text{ V}, \overline{MR} = V_{CC})$		25	35	μА
I _{BAT} ⁽³⁾		V _{BAT} supply current in battery backup mode	Excluding I _{OUT} (V _{BAT} = 3.6 V)		5.3	8.0	μА
			$I_{OUT1} = 5 \text{ mA}^{(4)}$ $(V_{CC} > V_{SW})$	V _{CC} - 0.03	V _{CC} – 0.015		V
V _{OUT1}		V _{OUT} voltage (active)	$I_{OUT1} = 80 \text{ mA}$ $(V_{CC} > V_{SW})$	V _{CC} - 0.3	V _{CC} - 0.15		V
			$I_{OUT1} = 250 \mu A,$ $V_{CC} > V_{SW}^{(4)}$	V _{CC} – 0.0015	V _{CC} – 0.0006		V
V		V _{OUT} voltage (battery	I _{OUT2} = 250 μA, V _{BAT} = 2.2 V	V _{BAT} – 0.1	V _{BAT} – 0.04		V
V _{OUT2}		backup)	I _{OUT2} = 1 mA, V _{BAT} = 2.2 V		V _{BAT} – 0.16		V
V _{TPU1}		Internal switched supply voltage (active)	$I_{SOURCE} = 5 \text{ mA}$ $(V_{CC} > V_{SW})$	V _{CC} - 0.3			V

57

Table 6. DC and AC characteristics (continued)

Sym	Alter- native	Description	Test condition ⁽¹⁾	Min	Тур	Max	Unit
V _{TPU2}		Internal switched supply voltage (battery backup)	$I_{SOURCE} = 1 \text{ mA}$ $(V_{BAT} = 2.2 \text{ V})$		V _{BAT} – 0.10		٧
		Input leakage current (MR)	$\overline{MR} = 0 \text{ V}; \text{ V}_{CC} = 3 \text{ V}$	20	75	350	μΑ
I _{LI}		Input leakage current (PFI)	0 V = V _{IN} = V _{CC}	-25	2	+25	nA
		Input leakage current (TP1-TP4)	0 V = V _{IN} = V _{CC}	-1		+1	μΑ
I _{LO}		Output leakage current	$0 V = V_{IN} = V_{CC}^{(5)}$	-1		+1	μΑ
V _{IH}		Input high voltage (MR)	V _{RST} (max) < V _{CC} < 3.6 V	0.7V _{CC}			V
V _{IL}		Input low voltage (MR)	V _{RST} (IIIax) < V _{CC} < 3.0 V			0.3V _{CC}	V
V _{OL}		Output low voltage (PFO, RST, Vccsw, SAL, BLD)	$V_{CC} = V_{RST}$ (max), $I_{SINK} = 3.2$ mA			0.3	٧
V _{OL}		Output low voltage (RST)	I_{OL} = 40 μ A; V_{CC} = 1.0 V; V_{BAT} = V_{CC} ; T_A = 0°C to 85°C			0.3	V
		(1101)	$I_{OL} = 200 \mu A;$ $V_{CC} = 1.2 \text{ V}; V_{BAT} = V_{CC}$			0.3	V

Table 6. DC and AC characteristics (continued)

Sym	Alter- native	Description	Test co	ndition ⁽¹⁾	Min	Тур	Max	Unit
V_{OHB}		V _{OH} battery backup (Vccsw)	I _{SOURCE}	= 100 μΑ	0.8V _{BAT}			V
		Pull-up supply voltage (open drain)	RST, SAL	, BLD, PFO			3.6	V
Power-	fail com	parator						
V _{PFI}		PFI input threshold	PFI falling (V _{CC} < 3.6 V)	1.212	1.237	1.262	V
		PFI hysteresis	PFI rising (V _{CC} < 3.6 V)		10	20	mV
t _{PFD}		PFI to PFO propagation delay				2		μs
Battery	switchc	ver						
			Power-	V _{BAT} > V _{SW}		V _{SW}		V
		Battery backup	down	V _{BAT} < V _{SW}		V_{BAT}		V
V		switchover voltage (6)(7)	Dowerup	$V_{BAT} > V_{SW}$		V _{SW}		V
V_{SO}			Power-up	V _{BAT} < V _{SW}		V _{BAT}		V
		V _{SW}				2.4		V
		Hysteresis				40		mV
Battery	low vol	age detect						
		_	_	М	2.25	2.30	2.34	V
V_{DET}		Battery detect threshold	On power- up only	N	2.45	2.50	2.55	V
			ор о у	0	3.14	3.20	3.26	V
Voltage	referen	ce (option for STM1404	A) ⁽⁸⁾					
		Voltage reference (see	0°C to	o 85°C	1.212	1.237	1.262	V
V _{REF}		Section 2.9: V _{REF} reference voltage output (1.237, typ) on page 13)	-40°	to 0°C	1.200	1.237	1.274	V
		Course	0°C to	o 85°C	15	25		μΑ
I _{REF+}		Source current	-40°	to 0°C	10	15		μΑ
I _{REF} _		Sink current			10	13		μΑ
V _n		Output voltage noise	f = 100 Hz	z to 100 kH		10-100		μV_{rms}

Table 6. DC and AC characteristics (continued)

Sym	Alter- native	Description	Test condition ⁽¹⁾		Min	Тур	Max	Unit
Reset th	Reset thresholds							
			Т	V _{CC} falling	3.00	3.075	3.15	V
				V _{CC} rising	3.00	3.085	3.17	V
v (9)	F	Reset threshold	S	V _{CC} falling	2.85	2.925	3.00	V
V _{RST} ⁽⁹⁾		neset threshold		V _{CC} rising	2.85	2.935	3.02	V
			R	V _{CC} falling	2.55	2.625	2.70	V
				V _{CC} rising	2.55	2.635	2.72	V
t _{rec}		RST pulse width		•	140	200	280	ms
Push-bu	Push-button reset input							
t _{MLMH}	t _{MR}	MR pulse width			100			ns
t _{MLRL}	t _{MRD}	MR to RST output delay				60	500	ns

^{1.} Valid for ambient operating temperature: $T_A = -40$ to 85°C; $V_{CC} = V_{RST}$ (max) to 3.6 V; and $V_{BAT} = 2.8$ V (except where noted); typical values are for 3.3 V and 25°C.

- 3. Tested at $V_{BAT} = 3.6 \text{ V}$, and $V_{CC} = 0 \text{ V}$.
- 4. Guaranteed by design.
- 5. The leakage current measured on the RST, SAL, PFO, and BLD pins are tested with the output not asserted (output high impedance).
- 6. When $V_{BAT} > V_{CC} > V_{SW}$, V_{OUT} remains connected to V_{CC} until V_{CC} drops below V_{SW} .
- 7. When $V_{SW} > V_{CC} > V_{BAT}$, V_{OUT} remains connected to V_{CC} until V_{CC} drops below the battery voltage $(V_{BAT}) 75$ mV.
- 8. Maximum external capacitive load on V_{REF} pin cannot exceed 1 nF.
- The reset threshold tolerance is wider for V_{CC} rising than for V_{CC} falling due to the 10 mV (typ) hysteresis, which prevents internal oscillation.

V_{CC} supply current, logic input leakage, push-button reset functionality, PFI functionality, state of RST tested at V_{BAT} = 3.6 V, and V_{CC} = 3.6 V. The state of RST and PFO is tested at V_{CC} = V_{CC} (min). V_{BAT} is voltage measured at the pin.


Table 7. Physical and environmental tamper detection levels

Sym	Parameter	Test conditions ⁽¹⁾	Min	Тур	Max	Unit
V_{HV}	Overvoltage trip level		4.0	4.2	4.4	V
V _{LV}	Undervoltage trip level		1.9	2.0	2.1	V
	SAL propagation delay time (after over/under voltage detection)	V _{HV} + 200 mV or V _{LV} – 200 mV		25	50	μs
V _{HTP}	Trip point for NH physical tamper input pins (TP ₁ or TP ₃)		V _{OUT} - 1.3 ⁽²⁾		V _{OUT} - 0.3 ⁽²⁾	V
V _{LTP}	Trip point for NL physical tamper input pins (TP ₂ or TP ₄)		0.3		1.0	V
	SAL propagation delay time ⁽³⁾ (after physical tamper pin detection)	$V_{HTP} = V_{OUT}/V_{TPU};$ $V_{LTP} = V_{SS}$ $V_{DD} = 3.6$		30	50	μs
	Physical tamper input (TP _X) glitch immunity			15		μs
T _H	Factory programmed	I 0 m^	- 5	80, 85, 95	+5	°C
TL	Factory-programmed	$I_{OUT} = 0 \text{ mA}$	- 5	−25 , −35	+5	°C
T _{HYST}	Temperature hysteresis			10		°C

Valid for ambient operating temperature: T_A = -40 to 85°C; V_{CC} = V_{LV} to V_{HV} (except where noted). All physical and environmental tamper functions are operational across the full temperature alarm range for STM1404.

3. $V_{CC} = V_{RST}$ (max) to 3.6 V

Figure 28. Temperature hysteresis



^{2.} In the case of STM1404A, physical tamper input pins (TP_X) are referenced to V_{OUT} (pin 12). In the case of STM1404B or C, TP_X are referenced to V_{TPU} pin (pin 9).

8 Package mechanical data

In order to meet environmental requirements, ST offers these devices in ECOPACK[®] packages. These packages have a Lead-free second level interconnect. The category of second Level Interconnect is marked on the package and on the inner box label, in compliance with JEDEC Standard JESD97.

The maximum ratings related to soldering conditions are also marked on the inner box label. ECOPACK is an ST trademark. ECOPACK specifications are available at: www.st.com.





Figure 29. QFN16 - 16-lead, quad, flat package, no lead, 3 x 3 mm body size, outline

Note: Drawing is not to scale.

Table 8. QFN16 – 16-lead, quad, flat package, no lead, 3 x 3 mm body size mechanical data

Cymph	mm			inches			
Symb	Тур	Min	Max	Тур	Min	Max	
Α	0.90	0.80	1.00	0.035	0.032	0.039	
A1	0.02	0.00	0.05	0.001	0.000	0.002	
A3	0.20	-	_	0.008	-	_	
b	0.25	0.18	0.30	0.010	0.007	0.012	
D	3.00	2.90	3.10	0.118	0.114	0.122	
D2	1.70	1.55	1.80	0.067	0.061	0.071	
Е	3.00	2.90	3.10	0.118	0.114	0.122	
E2	1.70	1.55	1.80	0.067	0.061	0.071	
е	0.50	-	_	0.020	-	_	
K	0.20	-	_	0.008	-	_	
L	0.40	0.30	0.50	0.016	0.012	0.020	
ddd	_	0.08	-	_	0.003	-	
Ch	_	0.33	-	-	0.013	-	
N	16			16			


Figure 30. QFN16 – 16-lead, quad, flat package, no lead, 3 x 3 mm, recommended footprint



Note: Substrate pad should be tied to V_{SS} .

Part numbering STM1404

9 Part numbering




F = ECOPACK® package, tape & reel

1. Contact local ST sales office for availability.

For other options, or for more information on any aspect of this device, please contact the ST sales office nearest you.

STM1404 Part numbering

Figure 31. Topside marking information



1. Options codes:

X = A, B, or C (for V_{OUT})

X = T, S, or R (for reset threshold)

X = M, N, or O (for battery low voltage detect threshold)

X = B, C, D, H, I, or J (for temperature alarm threshold)

2. Traceability codes

Y = Year

WW = Work Week

Revision history STM1404

10 Revision history

Table 10. Document revision history

Date	Revision	Changes			
11-Oct-2004	1	First edition			
26-Nov-2004	1.1	Corrected footprint dimensions; update characteristics (Figure 1, 2, 3, 4 5, 6, 7, 8, 26, 27, 30 and Table 1, 2, 3, 6, 7).			
22-Dec-2004	1.2	Update characteristics (Figure 4, Tables 6, 7, 9).			
03-Feb-2005	03-Feb-2005 1.3 Update characteristics (<i>Figure 4</i> , Tables <i>6</i> , <i>7</i>).				
25-Feb-2005	2005 1.4 Update temperature trip limits (<i>Table 9</i>)				
06-May-2005	5 1.5 Update characteristics (Figure 3, 4, 28 and Table 6, 7).				
05-Aug-2005	2	Removed STM1403 references (Figure 1, 2, 3, 4, 5, 6, 7, 8, 26, 27, 28 and Table 1, 2, 5, 6, 7, 9).			
06-Jan-2006	3	Update status, characteristics, lead-free text, marking (Figure 4, 31 and Table 6, 7, 9).			
08-Feb-2007	4	Update cover page, Figure 3: Block diagram, Table 7: Physical and environmental tamper detection levels, Figure 28: Temperature hysteresis, and part numbering (Table 9.)			
21-Aug-2008	5	Minor formatting changes; updated Table 1, 7 and Section 8.			

Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2008 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

577