onsemi

MARKING DIAGRAMS

AAAA

1 8 8 8 8

SOIC-8

D SUFFIX

CASE 751

PDIP-8

P. P1 SUFFIX

CASE 626

DFN₋₈

CASE 488AF

NCP3063x =

L. WL

Y YY

W. WW

3063x ALYW

AAAA

V3063

ALYW

88

ЛД

NCP3063x

YYWWG

 Γ

NCV3063

YYWWG

57 57

3063x

ALYW

NCP

3063 ALYW

O NCP

0

Specific Device Code

Assembly Location

Pb-Free Package

x = B

= Year

(Note: Microdot may be in either location)

ORDERING INFORMATION

See detailed ordering and shipping information in the package

=

dimensions section on page 16 of this data sheet.

Wafer Lot

Work Week

AWL

AWL

1.5 A, Step-Up/Down/ Inverting Switching Regulators

NCP3063, NCP3063B, NCV3063

The NCP3063 Series is a higher frequency upgrade to the popular MC34063A and MC33063A monolithic DC–DC converters. These devices consist of an internal temperature compensated reference, comparator, a controlled duty cycle oscillator with an active current limit circuit, a driver and a high current output switch. This series was specifically designed to be incorporated in Step–Down, Step–Up and Voltage–Inverting applications with a minimum number of external components.

Features

- Operation to 40 V Input
- Low Standby Current
- Output Switch Current to 1.5 A
- Output Voltage Adjustable
- Frequency Operation of 150 kHz
- Precision 1.5% Reference
- New Features: Internal Thermal Shutdown with Hysteresis Cycle-by-Cycle Current Limiting
- Pb-Free Packages are Available

Applications

- Step-Down, Step-Up and Inverting supply applications
- High Power LED Lighting
- Battery Chargers





Figure 1. Typical Buck Application Circuit










Figure 3. Pin Connections




Figure 4. Block Diagram

PIN DESCRIPTION

Pin No.	Pin Name	Description
1	Switch Collector	Internal Darlington switch collector
2	Switch Emitter	Internal Darlington switch emitter
3	Timing Capacitor Oscillator Input	Timing Capacitor
4	GND	Ground pin for all internal circuits
5	Comparator Inverting Input	Inverting input pin of internal comparator
6	V _{CC}	Voltage Supply
7	I _{pk} Sense	Peak Current Sense Input to monitor the voltage drop across an external resistor to limit the peak current through the circuit
8	N.C.	Pin Not Connected
Exposed Pad	Exposed Pad	The exposed pad beneath the package must be connected to GND (Pin 4). Additionally, using proper layout techniques, the exposed pad can greatly enhance the power dissipation capabilities of the NCP3063.

MAXIMUM RATINGS (measured vs. Pin 4, unless otherwise noted)

Rating	Symbol	Value	Unit
V _{CC} pin 6	V _{CC}	0 to +40	V
Comparator Inverting Input pin 5	V _{CII}	-0.2 to + V _{CC}	V
Darlington Switch Collector pin 1	V _{SWC}	0 to +40	V
Darlington Switch Emitter pin 2 (transistor OFF)	V _{SWE}	–0.6 to + V _{CC}	V
Darlington Switch Collector to Emitter pin 1-2	V _{SWCE}	0 to +40	V
Darlington Switch Current	I _{SW}	1.5	А
I _{pk} Sense Pin 7	V _{IPK}	–0.2 to V _{CC} + 0.2	V
Timing Capacitor Pin 3	V _{TCAP}	-0.2 to +1.4	V

POWER DISSIPATION AND THERMAL CHARACTERISTICS

Rating	Symbol	Value	Unit
PDIP-8 Thermal Resistance, Junction-to-Air	$R_{ hetaJA}$	100	°C/W
SOIC-8 Thermal Resistance, Junction-to-Air Thermal Resistance, Junction-to-Case	${\sf R}_{ heta {\sf JA}} \ {\sf R}_{ heta {\sf JC}}$	180 45	°C/W
DFN-8 Thermal Resistance, Junction-to-Air	R _{θJA}	80	°C/W
Storage Temperature Range	T _{STG}	-65 to +150	°C
Maximum Junction Temperature	T _{J MAX}	+150	°C
Operating Junction Temperature Range (Note 3) NCP3063 NCP3063B, NCV3063	TJ	0 to +70 -40 to +125	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected. 1. This device series contains ESD protection and exceeds the following tests:

Pin 1-8: Human Body Model 2000 V per AEC Q100-002; 003 or JESD22/A114; A115 Machine Model Method 200 V

2. This device contains latch-up protection and exceeds 100 mA per JEDEC Standard JESD78. 3. The relation between junction temperature, ambient temperature and Total Power dissipated in IC is $T_J = T_A + R_{\theta} \cdot P_D$ 4. The pins which are not defined may not be loaded by external signals

ELECTRICAL CHARACTERISTICS (V_{CC} = 5.0 V, T_J = T_{low} to T_{high} [Note 5], unless otherwise specified)

Symbol	Characteristic	Conditions	Min	Тур	Мах	Unit
OSCILLATOF	3					•
f _{OSC}	Frequency	$ (V_{Pin} \ 5 = 0 \ V, \ CT = 2.2 \ nF, \\ T_J = 25^\circ C) $	110	150	190	kHz
I _{DISCHG} / I _{CHG}	Discharge to Charge Current Ratio	(Pin 7 to V _{CC} , T _J = 25°C)	5.5	6.0	6.5	-
I _{DISCHG}	Capacitor Discharging Current	(Pin 7 to V _{CC} , T _J = 25°C)		1650		μA
I _{CHG}	Capacitor Charging Current	(Pin 7 to V _{CC} , T _J = 25°C)		275		μA
V _{IPK(Sense)}	Current Limit Sense Voltage	(T _J = 25°C) (Note 6)	165	200	235	mV
OUTPUT SW	ITCH (Note 7)					
V _{SWCE(DROP)}	Darlington Switch Collector to	(I _{SW} = 1.0 A, Pin 2 to GND,		1.0	1.3	V

V _{SWCE} (DROP)	Darlington Switch Collector to

• 3		Emitter Voltage Drop	$T_{\rm J} = 25^{\circ}{\rm C}$ (Note 7)	1.0	1.0	v	
	I _{C(OFF)}	Collector Off-State Current	(V _{CE} = 40 V)	0.01	100	μA	l

COMPARATOR

V _{TH}	Threshold Voltage	$T_J = 25^{\circ}C$		1.250		V
		NCP3063	-1.5		+1.5	%
		NCP3063B, NCV3063	-2		+2	%
REG _{LINE}	Threshold Voltage Line Regulation	(V _{CC} = 5.0 V to 40 V)	-6.0	2.0	6.0	mV
I _{CII in}	Input Bias Current	(V _{in} = V _{th})	-1000	-100	1000	nA

TOTAL DEVICE

Icc	Supply Current	$\begin{array}{c} (V_{CC}=5.0 \ V \ to \ 40 \ V, \\ CT=2.2 \ nF, \ Pin \ 7=V_{CC}, \\ V_{Pin} \ 5>V_{th}, \ Pin \ 2=GND, \\ remaining \ pins \ open) \end{array}$		7.0	mA
	Thermal Shutdown Threshold		160		°C
	Hysteresis		10		°C

NCP3063: T_{low} = 0°C, T_{high} = +70°C; NCP3063B, NCV3063: T_{low} = -40°C, T_{high} = +125°C
The V_{IPK(Sense)} Current Limit Sense Voltage is specified at static conditions. In dynamic operation the sensed current turn-off value depends on comparator response time and di/dt current slope. See the Operating Description section for details.
Low duty cycle pulse techniques are used during test to maintain junction temperature as close to ambient temperature as possible.
NCV prefix is for automotive and other applications requiring site and change control.





Figure 5. Oscillator Frequency vs. Oscillator Timing Capacitor








Figure 9. Emitter Follower Configuration Output Darlington Switch Voltage Drop vs. Emitter Current




Figure 6. Oscillator Frequency vs. Supply Voltage






Figure 8. Common Emitter Configuration Output Darlington Switch Voltage Drop vs. Temperature







V_{CC}, SUPPLY VOLTAGE (V)

Figure 13. Standby Supply Current vs. Supply Voltage

INTRODUCTION

The NCP3063 is a monolithic power switching regulator optimized for dc to dc converter applications. The combination of its features enables the system designer to directly implement step-up, step-down, and voltageinverting converters with a minimum number of external components. Potential applications include cost sensitive consumer products as well as equipment for industrial markets. A representative block diagram is shown in Figure 4.

Operating Description

The NCP3063 is a hysteretic, dc-dc converter that uses a gated oscillator to regulate output voltage. In general, this mode of operation is somewhat analogous to a capacitor charge pump and does not require dominant pole loop compensation for converter stability. The Typical Operating Waveforms are shown in Figure 14. The output voltage waveform shown is for a step-down converter with the ripple and phasing exaggerated for clarity. During initial converter startup, the feedback comparator senses that the output voltage level is below nominal. This causes the output switch to turn on and off at a frequency and duty cycle

controlled by the oscillator, thus pumping up the output filter capacitor. When the output voltage level reaches nominal, the output switch next cycle turning on is inhibited. The feedback comparator will enable the switching immediately when the load current causes the output voltage to fall below nominal. Under these conditions, output switch conduction can be enabled for a partial oscillator cycle, a partial cycle plus a complete cycle, multiple cycles, or a partial cycle plus multiple cycles. (See AN920/D for more information).

Oscillator

The oscillator frequency and off-time of the output switch are programmed by the value selected for timing capacitor C_T . Capacitor C_T is charged and discharged by a 1 to 6 ratio internal current source and sink, generating a positive going sawtooth waveform at Pin 3. This ratio sets the maximum $t_{ON}/(t_{ON} + t_{OFF})$ of the switching converter as 6/(6 + 1) or 0.857 (typical) The oscillator peak and valley voltage difference is 500 mV typically. To calculate the C_T capacitor value for required oscillator frequency, use the equations found in Figure 15. An Excel based design tool can be found at <u>www.onsemi.com</u> on the NCP3063 product page.





Figure 14. Typical Operating Waveforms

Peak Current Sense Comparator

With a voltage ripple gated converter operating under normal conditions, output switch conduction is initiated by the Voltage Feedback comparator and terminated by the oscillator. Abnormal operating conditions occur when the converter output is overloaded or when feedback voltage sensing is lost. Under these conditions, the Ipk Current Sense comparator will protect the Darlington output Switch. The switch current is converted to a voltage by inserting a fractional ohm resistor, R_{SC}, in series with V_{CC} and the Darlington output switch. The voltage drop across R_{SC} is monitored by the Current Sense comparator. If the voltage drop exceeds 200 mV with respect to V_{CC}, the comparator will set the latch and terminate output switch conduction on a cycle-by-cycle basis. This Comparator/Latch configuration ensures that the Output Switch has only a single on-time during a given oscillator cycle.



The $V_{IPK(Sense)}$ Current Limit Sense Voltage threshold is specified at static conditions. In dynamic operation the sensed current turn-off value depends on comparator response time and di/dt current slope.

Figures 16 through 24 show the simplicity and flexibility of the NCP3063. Three main converter topologies are demonstrated with actual test data shown below each of the circuit diagrams.

Figure 15 gives the relevant design equations for the key parameters. Additionally, a complete application design aid for the NCP3063 can be found at <u>www.onsemi.com</u>.

Figures 25 through 31 show typical NCP3063 applications with external transistors. This solution helps to

Real V_{turn-off} on R_{sc} resistor

 $V_{turn off} = V_{ipk(sense)} + Rs \cdot (t_{delay} \cdot di/dt)$

Typical I_{pk} comparator response time t_delay is 350 ns. The di/dt current slope is growing with voltage difference on the inductor pins and with decreasing inductor value.

It is recommended to check the real max peak current in the application at worst conditions to be sure that the max peak current will never get over the 1.5 A Darlington Switch Current max rating.

Thermal Shutdown

Internal thermal shutdown circuitry is provided to protect the IC in the event that the maximum junction temperature is exceeded. When activated, typically at 160°C, the Output Switch is disabled. The temperature sensing circuit is designed with 10°C hysteresis. The Switch is enabled again when the chip temperature decreases to at least 150°C threshold. **This feature is provided to prevent catastrophic failures from accidental device overheating. It is not intended to be used as a replacement for proper heatsinking.**

Output Switch

The output switch is designed in a Darlington configuration. This allows the application designer to operate at all conditions at high switching speed and low voltage drop. The Darlington Output Switch is designed to switch a maximum of 40 V collector to emitter voltage and current up to 1.5 A.

APPLICATIONS

increase output current and helps with efficiency still keeping low cost bill of materials. Typical schematics of boost configuration with NMOS transistor, buck configuration with PMOS transistor and buck configuration with LOW $V_{CE(sat)}$ PNP are shown.

Another advantage of using the external transistor is higher operating frequency which can go up to 250 kHz. Smaller size of the output components such as inductor and capacitor can be used then.

(See Notes 9, 10, 11)	Step-Down	Step-Up	Voltage-Inverting
ton toff	Vout + VF Vin - VSWCE - Vout	$\frac{V_{out} + V_F - V_{in}}{V_{in} - V_{SWCE}}$	V _{out} + V _F Vin - VSWCE
t _{on}	$\frac{\frac{t_{on}}{t_{off}}}{f\left(\frac{t_{on}}{t_{off}}+1\right)}$	$\frac{\frac{t_{on}}{t_{off}}}{f\left(\frac{t_{on}}{t_{off}}+1\right)}$	$\frac{\frac{t_{on}}{t_{off}}}{f\left(\frac{t_{on}}{t_{off}}+1\right)}$
C _T	C	$\Gamma = \frac{381.6 \cdot 10^{-6}}{f_{\rm OSC}} - 343 \cdot 10^{-12}$	
I _{L(avg)}	lout	$I_{out}\left(\frac{t_{on}}{t_{off}}+1\right)$	$I_{out}\left(\frac{t_{on}}{t_{off}}+1\right)$
I _{pk} (Switch)	$I_{L(avg)} + \frac{\Delta I_{L}}{2}$	$I_{L(avg)} + \frac{\Delta I_{L}}{2}$	$I_{L(avg)} + \frac{\Delta I_{L}}{2}$
R _{SC}	0.20 ^I pk (Switch)	0.20 Ipk (Switch)	0.20 Ipk (Switch)
L	$\left(\frac{V_{in}-V_{SWCE}-V_{out}}{\DeltaI_L} \right) t_{on}$	$\left(\frac{V_{in}-V_{SWCE}}{\DeltaI_L}\right)t_{on}$	$\left(\frac{V_{in} - V_{SWCE}}{\Delta I_L}\right) t_{on}$
V _{ripple(pp)}	$\Delta I_{L} \sqrt{\left(\frac{1}{8 f C_{O}}\right)^{2} + (ESR)^{2}}$	$\approx \frac{\text{ton lout}}{CO} + \Delta I_L \cdot \text{ESR}$	$\approx \frac{t_{on} \ l_{out}}{C_O} + \Delta I_L \cdot ESR$
V _{out}	$V_{TH}\left(\frac{R_2}{R_1} + 1\right)$	$V_{TH}\left(\frac{R_2}{R_1}+1\right)$	$V_{TH}\left(\frac{R_2}{R_1} + 1\right)$

V_{SWCE} – Darlington Switch Collector to Emitter Voltage Drop, refer to Figures 7, 8, 9 and 10.
V_F – Output rectifier forward voltage drop. Typical value for 1N5819 Schottky barrier rectifier is 0.4 V.

11. The calculated ton/toff must not exceed the minimum guaranteed oscillator charge to discharge ratio.

The Following Converter Characteristics Must Be Chosen:

V_{in} – Nominal operating input voltage.

- Vout Desired output voltage.
- Iout Desired output current.

 ΔI_L – Desired peak-to-peak inductor ripple current. For maximum output current it is suggested that ΔI_L be chosen to be less than 10% of the average inductor current IL(avg). This will help prevent Ipk (Switch) from reaching the current limit threshold set by R_{SC}. If the design goal is to use a minimum inductance value, let $\Delta I_L = 2(I_{L(avg)})$. This will proportionally reduce converter output current capability.

f – Maximum output switch frequency.

Vripple(pp) - Desired peak-to-peak output ripple voltage. For best performance the ripple voltage should be kept to a low value since it will directly affect line and load regulation. Capacitor Co should be a low equivalent series resistance (ESR) electrolytic designed for switching regulator applications.

Figure 15. Design Equations




Figure 16. Typical Buck Application Schematic

Value of Components

Name	Value
L201	47 μH, I _{sat} > 1.5 A
D201	1 A, 40 V Schottky Rectifier
C202	220 μF, 50 V, Low ESR
C205	470 μF, 25 V, Low ESR
C203	2.2 nF Ceramic Capacitor

Name	Value
R201	150 mΩ, 0.5 W
R202	2.40 kΩ
R203	3.90 kΩ
C201	100 nF Ceramic Capacitor
C202	100 nF Ceramic Capacitor

Test Results

Test	Condition	Results
Line Regulation	V _{in} = 9 V to 12 V, I _o = 800 mA	8 mV
Load Regulation	V _{in} = 12 V, I _o = 80 mA to 800 mA	9 mV
Output Ripple	V _{in} = 12 V, I _o = 40 mA to 800 mA	\leq 85 mV _{pp}
Efficiency	V _{in} = 12 V, I _o = 400 mA to 800 mA	> 73%
Short Circuit Current	V_{in} = 12 V, R_{load} = 0.15 Ω	1.25 A






Figure 17. Buck Demoboard Layout








Figure 19. Typical Boost Application Schematic

Value of Components

Name	Value	
L101	100 μH, I _{sat} > 1.5 A	
D101	1 A, 40 V Schottky Rectifier	
C102	470 μF, 25 V, Low ESR	
C105	330 μF, 50 V, Low ESR	
C103	2.2 nF Ceramic Capacitor	

Name	Value
R101	150 mΩ, 0.5 W
R102	1.00 kΩ
R103	18.00 kΩ
C101	100 nF Ceramic Capacitor
C106	100 nF Ceramic Capacitor

Test Results

Test	Condition	Results
Line Regulation	V _{in} = 9 V to 15 V, I _o = 250 mA	2 mV
Load Regulation	V _{in} = 12 V, I _o = 30 mA to 350 mA	5 mV
Output Ripple	V _{in} = 12 V, I _o = 10 mA to 350 mA	≤ 350 mV _{pp}
Efficiency	V_{in} = 12 V, I_o = 50 mA to 350 mA	> 85.5%






Figure 20. Boost Demoboard Layout








Figure 22. Typical Voltage Inverting Application Schematic


Value of Components

Name	Value	
L501	22 μH, I _{sat} > 1.5 A	
D501	1 A, 40 V Schottky Rectifier	
C502	330 μF, 25 V, Low ESR	
C505	470 μF, 35 V, Low ESR	
C503	2.2 nF Ceramic Capacitor	


Name	Value	
R501	150 mΩ, 0.5 W	
R502	16.9 kΩ	
R503	1.96 kΩ	
C501	100 nF Ceramic Capacitor	
C506	100 nF Ceramic Capacitor	


Test Results

Test	Condition	Results	
Line Regulation	$V_{in} = 4.5 \text{ V to 6 V, I}_{o} = 50 \text{ mA}$	1.5 mV	
Load Regulation	V _{in} = 5 V, I _o = 10 mA to 100 mA	1.6 mV	
Output Ripple	$V_{in} = 5 \text{ V}, I_o = 0 \text{ mA to } 100 \text{ mA}$	\leq 300 mV _{pp}	
Efficiency	V _{in} = 5 V, I _o = 100 mA	49.8%	
Short Circuit Current	$V_{in} = 5 \text{ V}, \text{ R}_{load} = 0.15 \Omega$	0.885 A	












Figure 25. Typical Boost Application Schematic with External NMOS Transistor




Figure 26. Typical Efficiency for Application Shown in Figure 25.

External transistor is recommended in applications where wide input voltage ranges and higher power is required. The suitable schematic with an additional NMOS transistor and its driving circuit is shown in the Figure 25. The driving circuit is controlled from SWE Pin of the NCP3063 through frequency compensated resistor divider R7/R8. The driver IC2 is onsemi low cost dual NPN/PNP transistor BC846BPD. Its NPN transistor is connected as a super diode for charging the gate capacitance. The PNP transistor works as an emitter follower for discharging the gate capacitor. This configuration assures sharp driving edge between 50 - 100 ns as well as it limits power consumption of R7/R8 divider down to 50 mW. The output current limit is balanced by resistor R3. The fast switching with low RDS(on) NMOS transistor will achieve efficiencies up to 85% in automotive applications.




Figure 27. Typical Buck Application Schematic with External PMOS Transistor




Figure 28. NCP3063 Efficiency vs. Output Current for Buck External PMOS at V_{out} = 3.3 V, f = 220 kHz, $T_A = 25^{\circ}C$

Figure 27 shows typical buck configuration with external PMOS transistor. The principle of driving the Q2 gate is the same as shown in Figure 27.

Resistor R6 connected between TC and SWE pin provides a pulsed feedback voltage. It is recommended to use this pulsed feedback approach on applications with a wide input voltage range, applications with the input voltage over +12 V or applications with tighter specifications on output ripple. The suitable value of resistor R6 is between 10k - 68k. The pulse feedback approach increases the operating frequency by about 20%. It also creates more regular switching waveforms with constant operating frequency which results in lower output ripple voltage and improved efficiency.

The pulse feedback resistor value has to be selected so that the capacitor charge and discharge currents as listed in the electrical characteristic table, are not exceeded. Improper selection will lead to errors in the oscillator operation. The maximum voltage at the TC Pin cannot exceed 1.4 V when implementing pulse feedback.




Figure 29. Typical Buck Application Schematic with External Low $V_{CE}(sat)$ PNP Transistor




Figure 30. NCP3063 Efficiency vs. Output Current for External Low $V_{CE(sat)}$ at V_{in} = +5 V, f = 160 kHz, T_A = 25°C

Typical application of the buck converter with external bipolar transistor is shown in the Figure 29. It is an ideal solution for configurations where the input and output voltage difference is small and high efficiency is required. NSS35200, the low $V_{CE(sat)}$ transistor from **onsemi** will be ideal for applications with 1 A output current, the input voltages up to 15 V and operating frequency 100 – 150 kHz. The switching speed could be improved by using desaturation diode D2.




Figure 31. Typical Schematic of Buck Converter with RC Snubber and Pulse Feedback

In some cases where there are oscillations on the output due to the input/output combination, output load variations or PCB layout a snubber circuit on the SWE Pin will help minimize the oscillation. Typical usage is shown in the Figure 31. C3 values can be selected between 2.2 nF and 6.8 nF and R4 can be from 10 Ω to 22 Ω .


ORDERING INFORMATION

Device	Package	Shipping [†]
NCP3063PG	PDIP-8 (Pb-Free)	50 Units / Rail
NCP3063BPG	PDIP-8 (Pb-Free)	50 Units / Rail
NCP3063BMNTXG	DFN-8 (Pb-Free)	4000 / Tape & Reel
NCP3063DR2G	SOIC-8 (Pb-Free)	2500 / Tape & Reel
NCP3063BDR2G	SOIC-8 (Pb-Free)	2500 / Tape & Reel
NCP3063MNTXG	DFN-8 (Pb-Free)	4000 / Tape & Reel
NCV3063PG	PDIP-8 (Pb-Free)	50 Units / Rail
NCV3063DR2G	SOIC-8 (Pb-Free)	2500 / Tape & Reel
NCV3063MNTXG	DFN-8 (Pb-Free)	4000 / Tape & Reel

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

NCV prefix is for automotive and other applications requiring site and change control.






details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

DOCUMENT NUMBER:	98AON15232D	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	DFN8, 4X4, 0.8P		PAGE 1 OF 1	
ON Semiconductor and (III) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.				






A = Assembly Location


- WL = Wafer Lot
- YY = Year
- WW = Work Week
- G = Pb-Free Package

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot " ■", may or may not be present.



© Semiconductor Components Industries, LLC, 2019





*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

STYLES ON PAGE 2

DOCUMENT NUMBER:	98ASB42564B	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	SOIC-8 NB		PAGE 1 OF 2
the suitability of its products for any pa	articular purpose, nor does ON Semiconducto	stries, LLC dba ON Semiconductor or its subsidiaries in the United States y products herein. ON Semiconductor makes no warranty, representation r assume any liability arising out of the application or use of any product on acidental damages. ON Semiconductor does not convey any license under	r circuit, and specifically

© Semiconductor Components Industries, LLC, 2019

SOIC-8 NB CASE 751-07 **ISSUE AK**

STYLE 1: PIN 1. EMITTER COLLECTOR 2. COLLECTOR 3. 4. EMITTER EMITTER 5. BASE 6. 7 BASE EMITTER 8. STYLE 5: PIN 1. DRAIN 2. DRAIN 3. DRAIN DRAIN 4. GATE 5. 6. GATE SOURCE 7. 8. SOURCE STYLE 9: PIN 1. EMITTER, COMMON COLLECTOR, DIE #1 COLLECTOR, DIE #2 2. З. EMITTER, COMMON 4. 5. EMITTER, COMMON 6 BASE. DIE #2 BASE, DIE #1 7. 8. EMITTER, COMMON STYLE 13: PIN 1. N.C. 2. SOURCE 3 GATE 4. 5. DRAIN 6. DRAIN DRAIN 7. DRAIN 8. STYLE 17: PIN 1. VCC 2. V2OUT V10UT З. TXE 4. 5. RXE 6. VFF 7. GND 8. ACC STYLE 21: PIN 1. CATHODE 1 2. CATHODE 2 3 CATHODE 3 CATHODE 4 4. 5. CATHODE 5 6. COMMON ANODE COMMON ANODE 7. 8. CATHODE 6 STYLE 25: PIN 1. VIN 2 N/C REXT З. 4. GND 5. IOUT 6. IOUT IOUT 7. 8. IOUT STYLE 29: BASE, DIE #1 PIN 1. 2 EMITTER, #1 BASE, #2 З. EMITTER, #2 4. 5 COLLECTOR, #2 COLLECTOR, #2 6.

STYLE 2: PIN 1. COLLECTOR, DIE, #1 2. COLLECTOR, #1 COLLECTOR, #2 3. 4 COLLECTOR, #2 BASE, #2 5. EMITTER, #2 6. 7 BASE #1 EMITTER, #1 8. STYLE 6: PIN 1. SOURCE 2. DRAIN 3. DRAIN SOURCE 4. SOURCE 5. 6. GATE GATE 7. 8. SOURCE STYLE 10: GROUND PIN 1. BIAS 1 OUTPUT 2. З. GROUND 4. 5. GROUND 6. BIAS 2 INPUT 7. 8. GROUND STYLE 14: PIN 1. N-SOURCE 2. N-GATE 3 P-SOURCE P-GATE 4. P-DRAIN 5 6. P-DRAIN N-DRAIN 7. N-DRAIN 8. STYLE 18: PIN 1. ANODE ANODE 2. SOURCE 3. GATE 4. 5. DRAIN 6 DRAIN CATHODE 7. CATHODE 8. STYLE 22: PIN 1. I/O LINE 1 2. COMMON CATHODE/VCC 3 COMMON CATHODE/VCC 4. I/O LINE 3 5. COMMON ANODE/GND 6. I/O LINE 4 7. I/O LINE 5 8. COMMON ANODE/GND STYLE 26: PIN 1. GND 2 dv/dt З. ENABLE 4. ILIMIT 5. SOURCE SOURCE 6. SOURCE 7. 8. VCC STYLE 30: DRAIN 1 PIN 1. DRAIN 1 2 GATE 2 З. SOURCE 2 4. SOURCE 1/DRAIN 2 SOURCE 1/DRAIN 2 5.

6.

7.

8 GATE 1

SOURCE 1/DRAIN 2

STYLE 3: PIN 1. DRAIN, DIE #1 DRAIN, #1 2. DRAIN, #2 З. 4. DRAIN, #2 GATE, #2 5. SOURCE, #2 6. 7 GATE #1 8. SOURCE, #1 STYLE 7: PIN 1. INPUT 2. EXTERNAL BYPASS THIRD STAGE SOURCE GROUND З. 4. 5. DRAIN 6. GATE 3 SECOND STAGE Vd 7. FIRST STAGE Vd 8. STYLE 11: PIN 1. SOURCE 1 GATE 1 SOURCE 2 2. З. GATE 2 4. 5. DRAIN 2 6. DRAIN 2 DRAIN 1 7. 8. DRAIN 1 STYLE 15: PIN 1. ANODE 1 2. ANODE 1 ANODE 1 3 ANODE 1 4. 5. CATHODE, COMMON CATHODE, COMMON CATHODE, COMMON 6. 7. CATHODE, COMMON 8. STYLE 19: PIN 1. SOURCE 1 GATE 1 SOURCE 2 2. 3. GATE 2 4. 5. DRAIN 2 6. MIRROR 2 7. DRAIN 1 8. **MIRROR 1** STYLE 23: PIN 1. LINE 1 IN COMMON ANODE/GND COMMON ANODE/GND 2. 3 LINE 2 IN 4. LINE 2 OUT 5. COMMON ANODE/GND COMMON ANODE/GND 6. 7. LINE 1 OUT 8. STYLE 27: PIN 1. ILIMIT OVI O 2 UVLO З. 4. INPUT+ 5. 6. SOURCE SOURCE SOURCE 7. 8 DRAIN

DATE 16 FEB 2011

STYLE 4: PIN 1. 2. ANODE ANODE ANODE З. 4. ANODE ANODE 5. 6. ANODE 7 ANODE COMMON CATHODE 8. STYLE 8: PIN 1. COLLECTOR, DIE #1 2. BASE, #1 BASE #2 З. COLLECTOR, #2 4. COLLECTOR, #2 5. 6. EMITTER, #2 EMITTER, #1 7. 8. COLLECTOR, #1 STYLE 12: PIN 1. SOURCE SOURCE 2. 3. GATE 4. 5. DRAIN 6. DRAIN DRAIN 7. 8. DRAIN STYLE 16: PIN 1. EMITTER, DIE #1 2. BASE, DIE #1 EMITTER, DIE #2 3 BASE, DIE #2 4. 5. COLLECTOR, DIE #2 6. COLLECTOR, DIE #2 COLLECTOR, DIE #1 7. COLLECTOR, DIE #1 8. STYLE 20: PIN 1. SOURCE (N) GATE (N) SOURCE (P) 2. 3. 4. GATE (P) 5. DRAIN 6. DRAIN DRAIN 7. 8. DRAIN STYLE 24: PIN 1. BASE EMITTER 2. 3 COLLECTOR/ANODE COLLECTOR/ANODE 4. 5. CATHODE 6. CATHODE COLLECTOR/ANODE 7. 8. COLLECTOR/ANODE STYLE 28: PIN 1. SW_TO_GND 2. DASIC OFF DASIC_SW_DET З. 4. GND 5. 6. V MON VBULK 7. VBULK 8 VIN

DOCUMENT NUMBER:	98ASB42564B Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.			
DESCRIPTION:	SOIC-8 NB		PAGE 2 OF 2	
ON Semiconductor and (III) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.				

7.

8

COLLECTOR, #1

COLLECTOR, #1

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent-Marking.pdf</u>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and calcular performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

TECHNICAL SUPPORT

onsemi Website: www.onsemi.com

Email Requests to: orderlit@onsemi.com

North American Technical Support: Voice Mail: 1 800-282-9855 Toll Free USA/Canada Phone: 011 421 33 790 2910

Europe, Middle East and Africa Technical Support: Phone: 00421 33 790 2910 For additional information, please contact your local Sales Representative

٥