

# OIS/CL-AF & Zoom Control LSI

# Advance Information

# LC898130DP

#### Overview

This is a system LSI integrating an on-chip 32bit DSP, a FLASH ROM and peripherals including analog circuits for OIS (Optical Image Stabilization) / Closed Loop-AF (Auto Focus) and Zoom control, constant current drivers and PIEZO drivers.

### **Features**

- On-chip 32bit DSP
  - Built-in Software for Digital Servo Filter
  - ◆ Built-in Software for Gyro Filter
- Memory
  - ◆ Flash Memory
  - Program ROM
  - Program SRAM
  - ◆ Data SRAM
- Peripherals
  - AD Converter
  - DA Converter
  - ◆ 2-wire Serial I/F Circuit (The Communication Protocol is Compatible with I<sup>2</sup>C)
  - ♦ Hall/MR Bias Circuit
  - ◆ VGA (Hall/MR Amp)
  - OSC (Oscillator)
  - ◆ LDO (Low Drop-Out Regulator)
  - Digital Gyro I/F (SPI)
  - ♦ Interrupt I/F
  - PLL
  - ◆ Temperature Sensor
- Driver
  - ◆ OIS/CL-AF and Zoom/PIEZO (Bi-direction)
     Constant Current Linear Driver (x2ch, I<sub>full</sub> = 200 mA)
  - PIEZO (Di-direction)
     PWM Driver (x2ch, Exclusive Use with Constant Current Linear Driver)
- Package
  - WLCSP36 (3 x 12 Pin) Thickness Max. 0.35 mm, with Back Coat
  - ◆ Lead-Free
  - Halogen Free
- Power Supply Voltage
  - AD/DA/VGA/LDO/OSC/Flash/PLL/Temp. Sensor:
     AVDD = 2.7 V to 3.6 V
  - Driver:  $V_M = 2.7 \text{ V to } 3.6 \text{ V}$
  - 1.8 V I/O:  $I_{OVDD} = 1.7 \text{ V to } 3.6 \text{ V}$
  - Core Logic: Generated by On-chip LDO Connect 1 μF Capacitor to LDPO Pin



WLCSP36 CASE 567ZU

#### **MARKING DIAGRAM**

898130XH AWLYYWW

A = Assembly Location

WL = Wafer Lot YY = Year WW = Work Week

## **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
LC898130DP1XHTBG	WLCSP36 (Pb-Free)	4,000 / Tape & Reel
LC898130DPNXHTBG	WLCSP36 (Pb-Free)	4,000 / Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

This document contains information on a new product. Specifications and information herein are subject to change without notice.

## **BLOCK DIAGRAM**




Figure 1. Block Diagram




Figure 2. Block Diagram

## **PIN LAYOUT**




Figure 3. Pin Layout (Bottom View)

#### PIN DESCRIPTION

## **PIN DESCRIPTION**

No.	Pin	I/O	I/O Pwr	Function	Init
1	MON1	В	AVDD	Servo Monitor Analog In/Out	Z
2	MON2	В	AVDD	Servo Monitor Analog In/Out	Z
3	SCL	В	IOVDD	2-wire serial HOST I/F Clock Slave	Z
4	SDA	В	IOVDD	2-wire serial HOST I/F Data Slave	Z
5	SSB0	В	IOVDD	Digital Gyro Data I/F Chip Select 0 Out (3/4-wire Master)	Z
6	SCLK	В	IOVDD	Digital Gyro Data I/F Clock Out (3/4-wire Master)	Z
7	MOSI	В	IOVDD	Digital Gyro Data I/F Data InOut (3-wire Master) Digital Gyro Data I/F Data Out (4-wire Master)	Z
8	MISO	В	IOVDD	Digital Gyro Data I/F Data In (4-wire Master) SSB2 SELADR	U
9	EIRQ	В	IOVDD	Interrupt Input	Z
10	MCLK	В	IOVDD	Master Clock	Z
11	SSB1	В	IOVDD	Digital Gyro Data I/F Chip Select 1 Out (3/4-wire Master)	Z
12	SCL2	В	IOVDD	2-wire serial I/F Clock Master/Slave	Z
13	SDA2	В	IOVDD	2-wire serial I/F Data Master/Slave	Z
14	HLBO1	0	AVDD	Hall/MR Bias Output 1	Z
15	HLBO2	0	AVDD	Hall/MR Bias Output 2	Z
16	PCNT1	0	AVDD	External Driver Power Control 1	Z
17	PCNT2	0	AVDD	External Driver Power Control 2	Z
18	OPINM1	I	AVDD	VGA (Hall/MR Amp) Input Minus 1	-
19	OPINP1	I	AVDD	VGA (Hall/MR Amp) Input Plus 1	-
20	OPINM2	I	AVDD	VGA (Hall/MR Amp) Input Minus 2	-
21	OPINP2	1	AVDD	VGA (Hall/MR Amp) Input Plus 2	-
22	OPINM3	1	AVDD	VGA Input Minus 3	-
23	OPINP3	1	AVDD	VGA (MR Amp) Input Plus 3	-
24	OPINM4	I	AVDD	VGA Input Minus 4	-
25	OPINP4	I	AVDD	VGA (MR Amp) Input Plus 4	-
26	OUT1	0	VM	OIS Driver Output 1	Z
27	OUT2	0	VM	OIS Driver Output 2	Z
28	OUT3	0	VM	OIS Driver Output 3	Z
29	OUT4	0	VM	OIS Driver Output 4	Z
30	AVDD	Р		Analog Power (2.7 V to 3.6 V)	-
31	AVSS	Р		Analog GND	_
32	VM	Р		Driver Power (2.7 V to 3.6 V)	_
33	PGND	Р		Driver GND	_
34	IOVDD	Р		I/O Power (1.7 V to 3.6 V)	-
35	DVSS	Р		Digital GND	-
36	LDPO	Р		Internal 1.38 V LDO Power Output	-

NOTE: Z: Hi-Z

U: Internal Pull-Up Register On D: Internal Pull-Down Register On

\*Process when pins are not used

- PIN TYPE "O" Ensure that it is set to OPEN.
- PIN TYPE "I" OPEN is inhibited. Ensure that it is connected to the V<sub>DD</sub> or V<sub>SS</sub> even when it is unused. (Please contact **onsemi** for more information about selection of V<sub>DD</sub> or V<sub>SS</sub>.)
- PIN TYPE "B" If you are unsure about processing method on the pin description of pin layout table, please contact us.

Note that incorrect processing of unused pins may result in defects.

## **ELECTRICAL CHARACTERISTICS**

## ABSOLUTE MAXIMUM RATINGS (AVSS = 0 V, PGND = 0 V, DVSS = 0 V)

Parameter	Symbol	Conditions	Ratings	Unit
Power Supply Voltage	V <sub>AD</sub> max	T <sub>A</sub> ≤ 25°C	-0.3 to 4.6	V
	V <sub>M</sub> max	T <sub>A</sub> ≤ 25°C	-0.3 to 4.6	V
	V <sub>IO</sub> max	T <sub>A</sub> ≤ 25°C	-0.3 to 4.6	V
Input/Output Voltage	$V_{AI}, V_{AO}$	T <sub>A</sub> ≤ 25°C	-0.3 to V <sub>AD</sub> + 0.3	V
	$V_{MI}$ , $V_{MO}$	T <sub>A</sub> ≤ 25°C	-0.3 to V <sub>M</sub> + 0.3	V
	$V_{II}, V_{IOO}$	$T_A \le 25^{\circ}C$	-0.3 to V <sub>IO</sub> + 0.3	V
Storage Temperature	T <sub>stg</sub>		-55 to 125	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

## ALLOWABLE OPERATING RATINGS ( $T_A = -40 \text{ to } 85^{\circ}\text{C}$ , AVSS = 0 V, PGND = 0 V, DVSS = 0 V)

Parameter	Symbol	Min	Тур	Max	Unit
3.0 V POWER SUPPLY (AVDD)					
Power Supply Voltage	V <sub>AD</sub>	2.7	2.8	3.6	V
Input Voltage Range	V <sub>INA</sub>	0	-	$V_{AD}$	V
3.0 V POWER SUPPLY (VM)					
Power Supply Voltage	V <sub>M</sub>	2.7	2.8	3.6	V
Input Voltage Range	V <sub>INM</sub>	0	-	$V_{M}$	V
1.8 V POWER SUPPLY (IOVDD)					
Power Supply Voltage	V <sub>IO</sub>	1.7	1.8	3.6	V
Input Voltage Range	V <sub>INI</sub>	0	-	V <sub>IO</sub>	V

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

## DC CHARACTERISTICS: INPUT/OUTPUT

 $(T_A = -40 \ to \ 85^{\circ}C, \ AVSS = 0 \ V, \ PGND = 0 \ V, \ DVSS = 0 \ V, \ AVDD = 2.7 \ to \ 3.6 \ V, \ IOVDD = 1.7 \ to \ 3.6 \ V)$ 

Parameter	Symbol	Conditions	Min	Тур	Max	Unit	Applicable Pins
High-level Input Voltage	V <sub>IH</sub>	CMOS Schmitt	0.7 IOVDD	-	-	V	SCL, SDA, SCL2, SDA2, SSB0, SSB1,
Low-level Input Voltage	V <sub>IL</sub>		-	-	0.3 IOVDD	٧	SCLK, MOSI, MISO, EIRQ, MCLK
High-level Input Voltage	V <sub>IH</sub>	CMOS	0.7 AVDD	I	_	٧	MON1, MON2
Low-level Input Voltage	$V_{IL}$	Schmitt	-	-	0.3 AVDD	V	
High-level Output Voltage	V <sub>OH</sub>	I <sub>OH</sub> = -3 mA	IOVDD – 0.2	ı	-	>	SDA, SCL2, SDA2, SSB0, SSB1, SCLK, MOSI, MISO, EIRQ, MCLK
Low-level Output Voltage	V <sub>OL</sub>	I <sub>OL</sub> = 3 mA	-	-	0.2	V	SCL, SDA, SCL2, SDA2, SSB0, SSB1, SCLK, MOSI, MISO, EIRQ, MCLK
High-level Output Voltage	V <sub>OH</sub>	I <sub>OH</sub> = -2 mA	AVDD – 0.2	-	-	V	MON1, MON2
Low-level Output Voltage	$V_{OL}$	I <sub>OL</sub> = 2 mA	-	-	0.2	V	
Analog Input Voltage	V <sub>AI</sub>		AVSS	-	AVDD	V	MON1, MON2, OPINP1, OPINM1, OPINP2, OPINM2, OPINP3, OPINM3, OPINP4, OPINM4

## DC CHARACTERISTICS: INPUT/OUTPUT (continued)

(T<sub>A</sub> = -40 to 85°C, AVSS = 0 V, PGND = 0 V, DVSS = 0 V, AVDD = 2.7 to 3.6 V, IOVDD = 1.7 to 3.6 V)

Parameter	Symbol	Conditions	Min	Тур	Max	Unit	Applicable Pins
Pull Up Resistor	$R_{up}$		20	-	250	kΩ	SCL2, SDA2, SSB0, SSB1, SCLK, MOSI,
Pull Down Resistor	R <sub>dn</sub>		20	-	250	kΩ	MISO, EIRQ, MCLK, MON1, MON2

## **DRIVER OUTPUT**

(T<sub>A</sub> = 25°C, AVSS = 0 V, PGND = 0 V, DVSS = 0 V, AVDD = VM = 2.8 V)

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
Output Current, OUT1-OUT4	I <sub>full</sub>	Full code	190	200	210	mA

#### **NON-VOLATILE MEMORY CHARACTERISTICS**

 $(T_A = -40 \text{ to } 85^{\circ}\text{C}, \text{ AVSS} = 0 \text{ V}, \text{ PGND} = 0 \text{ V}, \text{ DVSS} = 0 \text{ V}, \text{ AVDD} = 2.7 \text{ to } 3.6 \text{ V}, \text{ IOVDD} = 1.7 \text{ to } 3.6 \text{ V})$ 

Parameter	Symbol	Conditions	Value	Unit
Operating Temperature	T <sub>opr1</sub>	Read for FLASH	-40 to 85	°C
	T <sub>opr2</sub>	Program & Erase for FLASH	-10 to 65 (Note 1)	°C

<sup>1.</sup> All drivers must be in the standby state.

Item	Symbol	Conditions	Min	Тур	Max	Unit	Applicable Circuit
Endurance	EN		-	-	1000	Cycles	Flash Memory
Data Retention	RT		10	-	-	Years	
Write Time	t <sub>WT</sub>		-	-	3	ms	

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

## **AC CHARACTERISTICS**

## **Power Supply Timing**




Figure 4. V<sub>DD</sub> Supply Timing

Table 1.

Item	Symbol	Min	Тур	Max	Unit
Rise Time	t <sub>R</sub>	ı	-	3	ms
Wait Time	t <sub>W</sub>	100	-	-	ms
Bottom Voltage	V <sub>bot</sub>	-	-	0.2	V

Injection order between AVDD, VM and IOVDD is below.




Figure 5. Injection Order between AVDD, VM and IOVDD

Table 2.

Item	Symbol	Min	Тур	Max	Unit
IOVDD On to AVDD ON	t <sub>IOAV</sub>	0	-	-	ms
AVDD ON to VM ON	t <sub>AVVM</sub>	0	-	-	ms
VM OFF to AVDD OFF	t <sub>VMAV</sub>	0	-	-	ms
AVDD OFF to IOVDD OFF	t <sub>AVIO</sub>	0	-	*	ms

<sup>\*</sup>Please make IOPRSTB (D0\_0064h, bit0) = 0 before turning OFF AVDD when AVDD is turned off with keeping IOVDD on.

SDA, SCL, SSB0, SSB1, SCLK, MOSI, MISO, EIRQ, MCLK, SCL2 and SDA2 tolerate 3 V input at the time of IOVDD power off.

The data in the Flash memory may be rewritten unintentionally if you do not keep specifications.

And it is forbidden to power off during Flash memory access. The data in the Flash memory may be rewritten unintentionally. Drivers are recommended to set standby before VM power off.

## 2-wire Serial Interface Timing

The 2-wire serial interface timing definition and electric characteristics are shown below. The communication protocol is compatible with I<sup>2</sup>C. This circuit has clock stretch function.

Static Address: 7'b0100100




Figure 6. 2-wire Serial Interface Timing

Table 3.


		Standar	d-mode	Fast-	mode	Fast-mo	de Plus	
Item	Symbol	Min	Max	Min	Max	Min	Max	Units
SCL Clock Frequency	f <sub>SCL</sub>	_	100	-	400	-	1000	kHz
START Condition Hold Time	t <sub>HD;STA</sub>	4.0	-	0.6	-	0.26	-	μs
SCL Clock Low Period	t <sub>LOW</sub>	4.7	-	1.3	-	0.5	-	μs
SCL Clock High Period	t <sub>HIGH</sub>	4.0	-	0.6	-	0.26	-	μs
Setup Time for Repetition START Condition	t <sub>SU;STA</sub>	4.7	-	0.6	-	0.26	-	μs
Data Hold Time	t <sub>HD;DAT</sub>	0 (Note 2)	3.45	0 (Note 2)	0.9	0 (Note 2)	0.45	μs
Data Setup Time	t <sub>SU;DAT</sub>	250	-	100	-	50	-	ns
SDA, SCL Rising Time	t <sub>r</sub>	-	1000	-	300	-	120	ns
SDA, SCL Falling Time	t <sub>f</sub>	=	300	=	300	=	120	ns
STOP Condition Setup Time	t <sub>SU;STO</sub>	4.0	-	0.6	-	0.26	-	μs
Bus Free Time between STOP and START	t <sub>BUF</sub>	4.7	-	1.3	-	0.5	-	μs

Although the l<sub>2</sub>C specification defines a condition that 300 ns of hold time is required internally, this LSI is designed for a condition with typ.
 33 ns of hold time. If SDA signal is unstable around falling point of SCL signal, please implement an appropriate treatment on board, such as inserting a resister.

#### PACKAGE DIMENSIONS

#### WLCSP36 1.295x4.74x0.33

CASE 567ZU ISSUE O



onsemi, ONSEMI., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Sh

#### **PUBLICATION ORDERING INFORMATION**

LITERATURE FULFILLMENT:
Email Requests to: orderlit@onsemi.com

onsemi Website: www.onsemi.com

TECHNICAL SUPPORT North American Technical Support: Voice Mail: 1 800-282-9855 Toll Free USA/Canada Phone: 011 421 33 790 2910

Europe, Middle East and Africa Technical Support:

Phone: 00421 33 790 2910

For additional information, please contact your local Sales Representative