# **1.5 A, Very Low-Dropout** (VLDO) Fast Transient Response Regulator

The NCP59152 is a high precision, very low dropout (VLDO), low ground current positive voltage regulator that is capable of providing an output current in excess of 1.5 A with a typical dropout voltage lower than 300 mV at 1.5 A load current. The device is stable with ceramic output capacitors.

The NCP59152 device can withstand up to 18 V max input voltage.

Internal protection features consist of output current limiting, built-in thermal shutdown and reverse output current protection. Logic level enable and error flag pins are available on the 5-pin and 8-pin versions.

The NCP59152 is an Adjustable voltage device and is available in D2PAK-5 and DFN8 packages.

### Features

- Output Current in Excess of 1.5 A
- 300 mV Typical Dropout Voltage at 1.5 A
- Adjustable Output Voltage
- Low Ground Current
- Fast Transient Response
- Stable with Ceramic Output Capacitor
- Logic Compatible Enable and Error Flag Pins
- Current Limit, Reverse Current and Thermal Shutdown Protection
- Operation up to 13.5 V Input Voltage
- NCV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC–Q100 Qualified and PPAP Capable
- These are Pb–Free Devices


#### Applications

- Consumer and Industrial Equipment Point of Regulation
- Servers and Networking Equipment
- FPGA, DSP and Logic Power Supplies
- Switching Power Supply Post Regulation
- Battery Chargers



# **ON Semiconductor®**

http://onsemi.com



У	= P (NCP), V (NCV)
z	= 1 (Fix Voltage), 2 (Adj)
A	= Assembly Location
L, WL	= Wafer Lot
Y, YY	= Year
W, WW	= Work Week
G, ■	= Pb–Free Package
(Note: Microc	lot may be in either location)

**ORDERING INFORMATION** 

See detailed ordering and shipping information in the package dimensions section on page 9 of this data sheet.

Downloaded from Arrow.com.

# TYPICAL APPLICATIONS




Figure 1. Adjustable Regulator

# PIN FUNCTION DESCRIPTION

Pin Number D2PAK-5	Pin Number DFN8	Pin Name	Pin Function
1	2	EN	Enable Input: CMOS and TTL logic compatible. Logic high = enable; Logic low = shutdown.
2	3	VIN	Input voltage which supplies both the internal circuitry and the current to the output load.
3	1	GND	Ground
TAB	-	TAB	TAB is connected to ground.
4	6	VOUT	Linear Regulator Output.
5 (Fixed)	8	FLG	Error Flag Open collector output. Active-low indicates an output fault condition.
5 (Adj)	7 (Adj)	ADJ	Adjustable Regulator Feedback Input. Connect to output voltage resistor divider central node.
-	7 (Fixed)	VOUT SENSE	Fixed Voltage Regulator Feedback Input. Connect to output voltage node.
-	EP	EXPOSED PAD	PAD for removing heat from the device. Must be connected to GND.
_	4, 5	NC	Not internally connected.

## **ABSOLUTE MAXIMUM RATINGS**

Symbol	Rating		Value	Unit
V <sub>IN</sub>	Supply Voltage		0 to 18	V
V <sub>EN</sub>	Enable Input Voltage	0 to 18	V	
V <sub>FLG</sub>	Error Flag Open Collector Output Max	0 to 18	V	
$V_{OUT} - V_{IN}$	Reverse $V_{OUT} - V_{IN}$ Voltage (EN = Shutdown or Vin = 0 V) (Note 5)		0 to 6.5	V
PD	Power Dissipation (Notes 1 and 4)		Internally Limited	
TJ	Junction Temperature		$-40 \le T_J \le +150$	°C
Τ <sub>S</sub>	Storage Temperature		$-65 \le T_{\rm J} \le +150$	°C
	ESD Rating (Notes 2 and 3)	Human Body Model Machine Model	2000 200	V

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

NOTE: All voltages are referenced to GND pin unless otherwise noted.

1.  $P_{D(max)} = (T_{J(max)} - T_A) / R_{\theta JA}$ , where  $R_{\theta JA}$  depends upon the printed circuit board layout. 2. Devices are ESD sensitive. Handling precautions recommended..

 This device series incorporates ESD protection and is tested by the following methods: ESD Human Body Model (HBM) tested per AEC – Q100 – 002 (EIA/JESD22 – A114C) ESD Machine Model (MM) tested per AEC – Q100 – 003 (EIA/JESD22 – A115C) This device contains latch – up protection and exceeds 100 mA per JEDEC Standard JESD78.

4. This protection is not guaranteed outside the Recommended Operating Conditions.

5. The ENABLE pin input voltage must be ≤ 0.8 V or Vin must be connected to ground potential.

### **RECOMMENDED OPERATING CONDITIONS** (Note 6)

Symbol	Rating	Value	Unit
V <sub>IN</sub>	Supply Voltage	2.24 to 13.5	V
V <sub>EN</sub>	Enable Input Voltage	0 to 13.5	V
V <sub>FLG</sub>	Error Flag Open Collector Voltage	0 to 13.5	V
TJ	Junction Temperature	$-40 \le T_{J} \le +125$	°C

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

6. The device is not guaranteed to function outside it's Recommended operating conditions.

#### THERMAL RESISTANCE

Package	Conditions / PCB Footprint	Thermal Resistance
D2PAK-5, Junction-to-Case		$R_{\theta JC} = 2.1^{\circ}C/W$
D2PAK-5, Junction-to-Air	PCB with 100 mm <sup>2</sup> 2.0 oz Copper Heat Spreading Area	$R_{\theta JA} = 52^{\circ}C/W$
DFN8, Junction-to-Air	PCB with 500 mm <sup>2</sup> 2.0 oz Copper Heat Spreading Area	$R_{\theta JA} = 75^{\circ}C/W$

## **ELECTRICAL CHARACTERISTICS**

 $T_{J} = 25^{\circ}C \text{ with } V_{IN} = V_{OUT \text{ nominal}} + 1 \text{ V}; V_{EN} = V_{IN}; I_{L} = 10 \text{ mA}; \text{ bold values indicate } -40^{\circ}C < T_{J} < +125^{\circ}C, \text{ unless noted.}$ 

Parameter	Conditions	Min	Тур	Max	Unit
Output Voltage Accuracy	I <sub>L</sub> = 10 mA	-1		1	%
DFN package	10 mA < I_{OUT} < 1.5 A , V_{OUT nominal} + 1 $\leq$ V_{IN} $\leq$ 13.5 V	-2		2	%
Output Voltage Accuracy	IL = 10 mA	-1.5		1.5	%
D2PAK package	10 mA < I_{OUT} < 1.5 A , V_{OUT nominal} + 1 $\leq$ V_{IN} $\leq$ 13.5 V	-2.5		2.5	%
Output Voltage Line Regulation	$V_{IN} = V_{OUT nominal} + 1.0 V$ to 13.5 V; $I_L = 10 \text{ mA}$		0.02	0.5	%
Output Voltage Load Regulation	I <sub>L</sub> = 10 mA to 1.5 A		0.2	1.0	%
V <sub>IN</sub> – V <sub>OUT</sub> Dropout Voltage (Note 7)	I <sub>L</sub> = 750 mA		175	350	mV
	I <sub>L</sub> = 1.5 A		300	500	mV
Ground Pin Current (Note 8)	I <sub>L</sub> = 1.5 A		40	60 <b>80</b>	mA
Ground Pin Current in Shutdown	$V_{\sf EN} \leq 0.5  V$		1.0	5.0	μΑ
Overload Protection Current Limit	V <sub>OUT</sub> = 0 V		2.0	3.0	А
Start-up Time	$V_{EN}$ = $V_{IN},V_{OUT}$ nominal = 2.5 V, $I_{OUT}$ = 10 mA, $C_{OUT}$ = 47 $\mu F$		100	500	μs
Output Voltage Start-up Slope Fixed Voltage Devices	$V_{EN} = V_{IN}$ , $I_{OUT} = 10$ mA, $C_{OUT} = 47 \ \mu\text{F}$ (Note 9)		40	200	μs/V

#### ENABLE INPUT

Enable Input Signal Levels	Regulator Enable	1.8			V
	Regulator Shutdown			0.8	V
Enable Pin Input Current	$V_{EN} \le 0.8 V$ (Regulator Shutdown)			2.0 4.0	μΑ
	$6.5 \text{ V} > \text{V}_{\text{EN}} \ge 1.8 \text{ V} \text{ (Regulator enable)}$	1.0	15	30 <b>40</b>	μΑ

#### FLAG OUTPUT

I <sub>FLG(leak)</sub>	V <sub>oh</sub> = 13.5 V, Flag OFF			1.0 2.0	μΑ
V <sub>FLG(LO)</sub>	$V_{IN}$ = 2.24 V, I <sub>FLG</sub> = 1 mA, Flag ON		210	400 <b>500</b>	mV
V <sub>FLG</sub>	Low Threshold, % of particular V <sub>OUT</sub>	93	95		%
	Hysteresis, % of particular V <sub>OUT</sub>		2		%
	High Threshold, % of particular V <sub>OUT</sub>		97	99.2	%

NCP/NCV59152 ADJ VOLTAGE DEVICES ONLY


Reference Voltage DFN Package D <sup>2</sup> PAK Package	1.228 <b>1.215</b> 1.221 <b>1.209</b>	1.240 1.240	1.252 <b>1.265</b> 1.259 <b>1.271</b>	V
Adjust Pin Bias Current		100	200 <b>350</b>	nA

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product


performance may not be indicated in the Electrical Characteristics for the listed test conditions, unless otherwise hold. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions. 7.  $V_{DO} = V_{IN} - V_{OUT}$  when  $V_{OUT}$  decreases to 98% of its nominal output voltage with  $V_{IN} = V_{OUT} + 1$  V. For output voltages below 1.74 V, dropout voltage specification does not apply due to a minimum input operating voltage of 2.24 V.

I<sub>IN</sub> = I<sub>GND</sub> + I<sub>OUT</sub>.
Fixed Voltage Device Start-up Time = Output Voltage Start-up Slope \* V<sub>OUT</sub> nominal.


## **TYPICAL CHARACTERISTICS**



## **TYPICAL CHARACTERISTICS**



## **TYPICAL CHARACTERISTICS**



1000

Figure 16. PSRR vs. Frequency, Vin = 3.5 V + 200 mVpp Modulation, Vout = 2.5 V, lout = 1.5 A




Figure 18. Load Transient Response

## APPLICATIONS INFORMATION

#### **Output Capacitor and Stability**

The NCP59152 series requires an output capacitor for stable operation. The NCP59152 series is designed to operate with ceramic output capacitors. The recommended output capacitance value is  $47 \,\mu\text{F}$  or greater. Such capacitors help to improve transient response and noise reduction at high frequency.

## **Input Capacitor**

An input capacitor of  $1.0 \,\mu\text{F}$  or greater is recommended when the device is more than 4 inches away from the bulk supply capacitance, or when the supply is a battery. Small, surface-mount chip capacitors can be used for the bypassing. The capacitor should be place within 1 inch of the device for optimal performance. Larger values will help to improve ripple rejection by bypassing the input of the regulator, further improving the integrity of the output voltage.

#### Minimum Load Current

The NCP59152 regulator is specified between finite loads. A 5 mA minimum load current is necessary for proper operation.

#### **Error Flag**

Some NCP59152 series members feature an error flag circuit that monitors the output voltage and signals an error condition when the voltage is 5% below the nominal output voltage. The error flag is an open–collector output that can sink up to 5 mA typically during a  $V_{OUT}$  fault condition.

The FLG output is overload protected when a short circuit of the pullup load resistor occurs in the application. This is guaranteed in the full range of FLG output voltage Max ratings (see Max Ratings table). Please be aware operation in this mode is not recommended, power dissipated in the device can impact on output voltage precision and other device characteristics.

#### **Enable Input**

Some NCP59152 series members also feature an enable input for on/off control of the device. It's shutdown state draws "zero" current from input voltage supply (only microamperes of leakage). The enable input is TTL/CMOS compatible for simple logic interface, but can be connected up to  $V_{IN}$ .

#### **Overcurrent and Reverse Output Current Protection**

The NCP59152 regulator is fully protected from damage due to output current overload and output short conditions. When NCP59152 output is overloaded, Output Current limiting is provided. This limiting is linear; output current during overload or output short conditions is constant. These features are advantageous for powering FPGAs and other ICs having current consumption higher than nominal during their startup. Thermal shutdown disables the NCP59152 device when the die temperature exceeds the maximum safe operating temperature.

When NCP59152 is disabled and  $(V_{OUT} - V_{IN})$  voltage difference is less than 6.5 V in the application, the output structure of these regulators is able to withstand output voltage (backup battery as example) to be applied without reverse current flow. Of course the additional current flowing through the external resistor divider (30  $\mu$ A typically at nominal output voltage) needs to be included in the backup battery discharging calculations.

#### Adjustable Voltage Design

The NCP/NCV59152 Adjustable voltage Device Output voltage is set by the ratio of two external resistors as shown in Figure 19.

The device maintains the voltage at the ADJ pin at 1.24 V referenced to ground. The current in R2 is then equal to 1.24 V / R2, and the current in R1 is the current in R2 plus the ADJ pin bias current. The ADJ pin bias current flows from  $V_{OUT}$  through R1 into the ADJ pin.

The output voltage can be calculated using the formula shown in Figure 19.




Figure 19. Adjustable Voltage Operation

#### Thermal Considerations

The power handling capability of the device is limited by the maximum rated junction temperature ( $125^{\circ}C$ ). The P<sub>D</sub> total power dissipated by the device has two components, Input to output voltage differential multiplied by Output current and Input voltage multiplied by GND pin current.

$$\mathbf{P}_{\mathrm{D}} = \left(\mathbf{V}_{\mathrm{IN}} - \mathbf{V}_{\mathrm{OUT}}\right) \cdot \mathbf{I}_{\mathrm{OUT}} + \mathbf{V}_{\mathrm{IN}} \cdot \mathbf{I}_{\mathrm{GND}} \quad (\mathrm{eq.~1})$$

The GND pin current value can be found in Electrical Characteristics table and in Typical Characteristics graphs. The Junction temperature  $T_J$  is

$$T_{J} = T_{A} + P_{D} \cdot R_{\theta JA}$$
 (eq. 2)

where  $T_A$  is ambient temperature and  $R_{\theta JA}$  is the Junction to Ambient Thermal Resistance of the NCP/NCV59152 device mounted on the specific PCB.

To maximize efficiency of the application and minimize thermal power dissipation of the device it is convenient to use the Input to output voltage differential as low as possible. The static typical dropout characteristics for various output voltage and output current can be found in the Typical Characteristics graphs.


#### **ORDERING INFORMATION**


Device	Output Current	Output Voltage	Junction Temp. Range	Package	Shipping <sup>†</sup>
NCP59152MNADJTYG	1.5 A	ADJ	–40°C to +125°C	DFN8-4x4 (Pb-Free)	4000 / Tape & Reel
NCV59152MNADJTYG	1.5 A	ADJ	–40°C to +125°C	DFN8-4x4 (Pb-Free)	4000 / Tape & Reel
NCP59152DSADJR4G	1.5 A	ADJ	–40°C to +125°C	D2PAK-5 (Pb-Free)	800 / Tape & Reel
NCV59152DSADJR4G	1.5 A	ADJ	–40°C to +125°C	D2PAK-5 (Pb-Free)	800 / Tape & Reel

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

## PACKAGE DIMENSIONS

#### D<sup>2</sup>PAK 5 CASE 936A-02 **ISSUE C**






NOTES:
DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
CONTROLLING DIMENSION: INCH.
TAB CONTOUR OPTIONAL WITHIN DIMENSIONS A AND K.
DIMENSIONS U AND V ESTABLISH A MINIMUM MOUNTING SURFACE FOR TERMINAL 6.
DIMENSIONS A AND B DO NOT INCLUDE MOLD FLASH OR GATE PROTRUSIONS. MOLD FLASH AND GATE PROTRUSIONS NOT TO EXCEED 0.025 (0.635) MAXIMUM.


	INC	HES	MILLIN	IETERS
DIM	MIN	MAX	MIN	MAX
Α	0.386	0.403	9.804	10.236
в	0.356	0.368	9.042	9.347
c	0.170	0.180	4.318	4.572
D	0.026	0.036	0.660	0.914
E	0.045	0.055	1.143	1.397
G	0.067 BSC		1.702	BSC
Н	0.539	0.579	13.691	14.707
к	0.050	REF	1.270	REF
L	0.000	0.010	0.000	0.254
м	0.088	0.102	2.235	2.591
Ν	0.018	0.026	0.457	0.660
Р	0.058	0.078	1.473	1.981
R	5°REF		5°	REF
S	0.116	REF	2.946	6 REF
C	0.200 MIN 5.080 MIN			) MIN
V	0.250	) MIN	6.350	) MIN





5-LEAD D<sup>2</sup>PAK

#### PACKAGE DIMENSIONS



\*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and use registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death agsociated with such unintended or unauthorized use performance is negaring the design or manufacture of the part. SCILLC is an Equal Opportunit//Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

Phone: 421 33 790 2910

Phone: 81-3-5817-1050

Japan Customer Focus Center

#### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

#### ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative