# 2-Cell Lithium-Ion Secondary Battery Protection IC

#### Overview

The LV5131T is a protection IC for 2-cell lithium-ion secondary batteries.

#### **Features**

- Monitoring Function for Each Cell:
   Detects overcharge and over-discharge conditions and controls the charging and discharging operation of each cell.
- Hysteresis Cancel Function:
   The hysteresis of over-discharge detection voltage is decreased by sensing the connection of a load after overcharging has been detected.
- Discharge Current Monitoring Function:
   Detects over-currents, load shorting, and excessively high voltage of a charger and regulates charging and discharging operations.
- Low Current Consumption:

Normal operation mode typ.  $6.0 \mu A$ Stand by mode max.  $0.2 \mu A$ 


• 0 V Cell Charging Function:

Charging is enabled even when the cell voltage is 0 V by giving a potential difference between the  $V_{DD}$  pin and  $V^-$  pin.



### ON Semiconductor®

#### www.onsemi.com



MSOP-8 CASE 846AH

#### MARKING DIAGRAM




51131 = Specific Device Code Y = Year of Production

M = Assembly Operation Month

WL = Wafer Lot Number

### PIN ASSIGNMENT



### **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
LV51131T-TLM-E	MSOP-8 (Pb-Free)	2,000 / Tape & Reel

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

### **Specifications**

### ABSOLUTE MAXIMUM RATINGS $(T_A = 25^{\circ}C)$

F	Parameter	Symbol	Conditions	Ratings	Unit
Power Supply Volta	ge	$V_{DD}$		−0.3 to +12	V
Input Voltage Charger Minus Vo	oltage	V-		V <sub>DD</sub> -28 to V <sub>DD</sub> +0.3	V
Output Voltage	Cout Pin Voltage	Vcout		V <sub>DD</sub> -28 to V <sub>DD</sub> +0.3	V
	Dout Pin Voltage	Vdout		V <sub>SS</sub> -0.3 to V <sub>DD</sub> +0.3	V
Allowable Power Di	ssipation	Pd max	Independent IC	170	mW
Operating Ambient Temperature		Topr		-30 to +85	°C
Storage Temperatur	re	Tstg		-40 to +125	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

### **ELECTRICAL CHARACTERISTICS** (T<sub>A</sub> = 25°C, unless otherwise specified)

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
Operation input voltage	Vcell	V <sub>DD</sub> - V <sub>SS</sub> between voltage	1.5		10	V
0 V cell charging minimum operation voltage	Vmin	V <sub>DD</sub> - V <sub>SS</sub> = 0, V <sub>DD</sub> - V between voltage			1.5	٧
Over-charge detection voltage	Vd1		4.325	4.350	4.375	V
		Ta = 0-45°C (Note 4)	4.315	4.350	4.385	V
Over-charge release voltage	Vr1	VM ≤ Vd3	4.100	4.150	4.200	V
		VM > Vd3	4.250		4.360	V
Over-charge detection delay time	td1	$\begin{aligned} V_{DD} - Vc &= 3.5 \text{ V} \rightarrow 4.5 \text{ V}, \\ Vc - V_{SS} &= 3.5 \text{ V} \end{aligned}$	0.5	1.0	1.5	S
Over-charge release delay time	tr1	$V_{DD} - Vc = 4.5 \text{ V} \rightarrow 3.5 \text{ V},$ Vc - V <sub>SS</sub> = 3.5 V	20.0	40.0	60.0	ms
Over-discharge detection voltage	Vd2		2.20	2.30	2.40	٧
Over-discharge release hysteresis voltage	Vh2		10.0	20.0	40.0	mV
Over-discharge detection delay time	td2	$V_{DD} - Vc = 3.5 \text{ V} \rightarrow 2.2 \text{ V},$ Vc - V <sub>SS</sub> = 3.5 V	50	100	150	ms
Over-discharge release delay time	tr2	$V_{DD}$ – $Vc$ = 2.2 V $\rightarrow$ 3.5 V, $Vc$ – $V_{SS}$ = 3.5 V	0.5	1.0	1.5	ms
Over-current detection voltage	Vd3	$V_{DD} - Vc = 3.5 \text{ V}, Vc - V_{SS} = 3.5 \text{ V}$	0.130	0.150	0.170	٧
Over-current release hysteresis voltage	Vh3	$V_{DD} - Vc = 3.5 \text{ V}, Vc - V_{SS} = 3.5 \text{ V}$	5.0	10.0	20.0	mV
Over-current detection delay time	td3	V <sub>DD</sub> – Vc = 3.5 V, Vc – V <sub>SS</sub> = 3.5 V	10.0	20.0	30.0	ms
Short-current release delay time	tr3	V <sub>DD</sub> – Vc = 3.5 V, Vc – V <sub>SS</sub> = 3.5 V	0.5	1.0	1.5	ms
Short circuit detection voltage	Vd4	V <sub>DD</sub> – Vc = 3.5 V, Vc – V <sub>SS</sub> = 3.5 V	1.0	1.3	1.6	V
Short circuit detection delay time	td4	$V_{DD} - Vc = 3.5 \text{ V}, Vc - V_{SS} = 3.5 \text{ V}$	0.125	0.250	0.500	ms
Excessive charger detection voltage	Vd5	$V_{DD}$ – $V_{C}$ = 3.5 V, $V_{C}$ – $V_{SS}$ = 3.5 V ( $V^-$ ) – $V_{SS}$ between voltage	-0.60	-0.45	-0.30	V
Release hysteresis voltage	Vh5	V <sub>DD</sub> - Vc = 3.5 V, Vc - V <sub>SS</sub> = 3.5 V	25.0	50.0	100.0	mV

Absolute maximum rating shows the permission level that must not surpass even for an instant.
 Even if LV521131T was used within the absolute maximum rating, if it operate frequently on high temperature and high current or high voltage or great temperature changes in succession, reliability might decrease.

# **ELECTRICAL CHARACTERISTICS** ( $T_A = 25$ °C, unless otherwise specified) (continued)

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
Stand-by release voltage	Vstb	$V_{DD}$ – $V_{C}$ = 2.0 V, $V_{C}$ – $V_{SS}$ = 2.0 V ( $V^-$ ) – $V_{SS}$ between voltage	$V_{DD} \times 0.4$	$V_{DD} \times 0.5$	V <sub>DD</sub> × 0.6	V
Excessive charger detection delay time	td5	$V_{DD} - Vc = 3.5 \text{ V}, Vc - V_{SS} = 3.5 \text{ V}$ (Note 3)	0.5	1.5	3.0	ms
Excessive charger release delay time	tr5	$V_{DD} - Vc = 3.5 \text{ V}, Vc - V_{SS} = 3.5 \text{ V}$	0.5	1.5	3.0	ms
Internal resistance (VM-VDD)	$R_{DD}$	When overcharge is detected	100	200	400	kΩ
Internal resistance (VM-VSS)	R <sub>SS</sub>	When over current or short circuit is detected	15	30	60	kΩ
Cout Nch ON voltage	V <sub>O</sub> L1	$I_{O}L = 50 \mu A, V_{DD} - Vc = 4.4 V,$ $Vc - V_{SS} = 4.4 V$			0.5	V
Cout Pch ON voltage	V <sub>O</sub> H1	$I_{O}L = 50 \mu A, V_{DD} - Vc = 3.9 V, Vc - V_{SS} = 3.9 V$	V <sub>DD</sub> – 0.5			V
D <sub>OUT</sub> Nch ON voltage	V <sub>O</sub> L2	$I_{OL} = 50 \mu A$ , $V_{DD} - Vc = 2.2 V$ , $Vc - V_{SS} = 2.2 V$			0.5	V
D <sub>OUT</sub> Pch ON voltage	V <sub>O</sub> H2	$I_{O}L = 50 \mu A, V_{DD} - Vc = 3.9 V, Vc - V_{SS} = 3.9 V$	V <sub>DD</sub> – 0.5			V
V <sub>C</sub> input current	lvc	$V_{DD} - Vc = 3.5 \text{ V}, Vc - V_{SS} = 3.5 \text{ V}$		0.0	1.0	μΑ
Current consumption	I <sub>DD</sub>	V <sub>DD</sub> – Vc = 3.5 V, Vc – V <sub>SS</sub> = 3.5 V		6.0	13.0	μΑ
Stand-by current	Istb	V <sub>DD</sub> – Vc = 2.2 V, Vc – V <sub>SS</sub> = 3.5 V			0.2	μΑ
T-terminal input ON voltage	Vtest	$V_{DD} - Vc = 3.5 \text{ V}, Vc - V_{SS} = 3.5 \text{ V}$	$V_{DD} \times 0.4$	$V_{DD} \times 0.5$	$V_{DD} \times 0.6$	V

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

3. Over charge detection to over discharge battery is It is delay time from after over-discharge return.

# **ELECTRICAL CHARACTERISTICS** ( $T_A = -20^{\circ}\text{C}$ to $60^{\circ}\text{C}$ , unless otherwise specified)

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
Operation input voltage	Vcell	V <sub>DD</sub> – V <sub>SS</sub> between voltage	1.65		10	V
0 V cell charging minimum operation voltage	Vmin	V <sub>DD</sub> - V <sub>SS</sub> = 0, V <sub>DD</sub> - V between voltage			1.65	V
Over-charge detection voltage	Vd1	(Note 6)	4.305	4.350	4.390	V
Over-charge reset voltage	Vh1	VM ≤ Vd3	4.080	4.150	4.215	V
		VM > Vd3	4.235		4.375	V
Over-charge detection delay time	td1	$V_{DD}$ – $Vc$ = 3.5 V $\rightarrow$ 4.5 V, $Vc$ – $V_{SS}$ = 3.5 V	0.350	1.000	2.400	S
Over-charge reset delay time	tr1	$V_{DD} - Vc = 4.5 \text{ V} \rightarrow 3.5 \text{ V},$ Vc - V <sub>SS</sub> = 3.5 V	14.0	40.0	96.0	ms
Over-discharge detection voltage	Vd2		2.18	2.30	2.42	V
Over-discharge release hysteresis voltage	Vh2		8.0	20.0	42.0	mV
Over-discharge detection delay time	td2	$\begin{aligned} V_{DD} - Vc &= 3.5 \text{ V} \rightarrow 2.2 \text{ V}, \\ Vc - V_{SS} &= 3.5 \text{ V} \end{aligned}$	35	100	240	ms
Over-discharge release delay time	tr2	$V_{DD} - Vc = 2.2 \text{ V} \rightarrow 3.5 \text{ V},$ Vc - V <sub>SS</sub> = 3.5 V	0.35	1.0	2.4	ms
Over-current detection voltage	Vd3	$V_{DD} - Vc = 3.5 \text{ V}, Vc - V_{SS} = 3.5 \text{ V}$	0.120	0.150	0.180	V
Over-current release hysteresis voltage	Vh3	$V_{DD} - Vc = 3.5 \text{ V}, Vc - V_{SS} = 3.5 \text{ V}$	3.5	10.0	23.0	mV

<sup>4.</sup> This specification value is the design target value and does not check at production test.

### **ELECTRICAL CHARACTERISTICS** ( $T_A = -20^{\circ}C$ to $60^{\circ}C$ , unless otherwise specified) (continued)

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
Over-current detection delay time	td3	$V_{DD} - Vc = 3.5 \text{ V}, Vc - V_{SS} = 3.5 \text{ V}$	7.0	20.0	48.0	ms
Over-current release delay time	tr3	$V_{DD} - Vc = 3.5 \text{ V}, Vc - V_{SS} = 3.5 \text{ V}$	0.35	1.0	2.4	ms
Short circuit detection voltage	Vd4	$V_{DD} - Vc = 3.5 \text{ V}, Vc - V_{SS} = 3.5 \text{ V}$	0.9	1.3	1.7	V
Short circuit detection delay time	td4	$V_{DD} - Vc = 3.5 \text{ V}, Vc - V_{SS} = 3.5 \text{ V}$	0.049	0.250	0.800	ms
Excessive charger detection voltage	Vd5	$V_{DD}$ – $V_{C}$ = 3.5 V, $V_{C}$ – $V_{SS}$ = 3.5 V (V–) – $V_{SS}$ between voltage	-0.70	-0.45	-0.20	V
Release hysteresis voltage	Vh5	$V_{DD} - Vc = 3.5 \text{ V}, Vc - V_{SS} = 3.5 \text{ V}$	21.0	50.0	112.0	mV
Stand-by release voltage	Vstb	V <sub>DD</sub> - Vc = 2.0 V, Vc - V <sub>SS</sub> = 2.0 V (V-) - V <sub>SS</sub> between voltage	$V_{DD} \times 0.4$	$V_{DD} \times 0.5$	V <sub>DD</sub> × 0.6	V
Excessive charger detection delay time	td5	$V_{DD} - Vc = 3.5 \text{ V}, Vc - V_{SS} = 3.5 \text{ V}$ (Note 5)	0.35	1.5	4.8	ms
Excessive charger release delay time	tr5	$V_{DD} - Vc = 3.5 \text{ V}, Vc - V_{SS} = 3.5 \text{ V}$	0.35	1.5	4.8	ms
Internal resistance (VM-V <sub>DD</sub> )	$R_{DD}$	When overcharge is detected	70	200	520	kΩ
Internal resistance (VM-VSS)	R <sub>SS</sub>	When over current or short circuit is detected	10.5	30	78	kΩ
Cout Nch ON voltage	V <sub>O</sub> L1	$I_{O}L = 50 \mu A, V_{DD} - Vc = 4.4 V,$ $Vc - V_{SS} = 4.4 V$			0.5	V
Cout Pch ON voltage	V <sub>O</sub> H1	$I_{O}L = 50 \mu A, V_{DD} - Vc = 3.9 V, Vc - V_{SS} = 3.9 V$	V <sub>DD</sub> – 0.5			V
Dout Nch ON voltage	V <sub>O</sub> L2	$I_{O}L = 50 \mu A, V_{DD} - Vc = 2.2 V, Vc - V_{SS} = 2.2 V$			0.5	V
Dout Pch ON voltage	V <sub>O</sub> H2	$I_{O}L = 50 \mu A, V_{DD} - Vc = 3.9 V, Vc - V_{SS} = 3.9 V$	V <sub>DD</sub> – 0.5			V
Vc input current	lvc	V <sub>DD</sub> – Vc = 3.5 V, Vc – V <sub>SS</sub> = 3.5 V		0.0	1.0	μΑ
Current consumption	I <sub>DD</sub>	$V_{DD} - Vc = 3.5 \text{ V}, Vc - V_{SS} = 3.5 \text{ V}$		6.0	16.9	μΑ
Stand-by current	Istb	$V_{DD} - Vc = 2.2 \text{ V}, Vc - V_{SS} = 3.5 \text{ V}$			0.2	μΑ
T-terminal input ON voltage	Vtest	$V_{DD} - Vc = 3.5 \text{ V}, Vc - V_{SS} = 3.5 \text{ V}$	$V_{DD} \times 0.4$	$V_{DD} \times 0.5$	$V_{DD} \times 0.6$	V

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

<sup>6.</sup> This specification value is the design target value and does not check at production test.




Figure 1. Pd max vs. Ta

<sup>5.</sup> Over charge detection to over discharge battery is It is delay time from after over-discharge return.

# **PIN ASSIGNMENT**




Figure 2. Pin Assignment (Top View)

### **PIN FUNCTION**

Pin No.	Symbol	Description
1	$V_{DD}$	V <sub>DD</sub> pin
2	C <sub>OUT</sub>	Overcharge detection output pin
3	V-	Charger minus voltage input pin
4	$V_{SS}$	V <sub>SS</sub> pin
5	Sense	Sense pin
6	Vc	Intermediate voltage input pin
7	Т	Pin to shorten detection time ([H]: Shortening mode, [L] or [open]: normal mode)
8	D <sub>OUT</sub>	Over-discharge detection output pin

### **BLOCK DIAGRAM**




Figure 3. Block Diagram

#### **FUNCTIONAL DESCRIPTION**

#### **Over-charge Detection**

If either of the cell voltage is equal to or more than the over-charge detection voltage, stop further charging by turning "L" the Cout pin and turning off external Nch MOS FET after the over-charge detection delay time. This delay time is set by the internal counter.

The over-charge detection comparator has the hysteresis function. Note that this hysteresis can be cancelled by connecting the load after detection of over-charge detection, and hysteresis become decrease to value peculiar to comparator.

Once over-charge detection is made, over-current detection is not made to prevent malfunction. Note that short-circuit can be detected.

### **Over-charge Return**

If charger is connected and both cell voltages become equal to or lower than the over-charge recovery voltage or over-charge detection voltage when load is connected, the Cout pin returns to "H" after the over-charge recovery delay time set by the internal counter.

When load is connected and either cell or both cell voltages are equal to or more than the over-charge detection voltage, the Cout pin does not return to "H." When the load current is passed through the external Cout pin parasite diode of Nch MOS FET after the over-charge recovery delay time and each cell voltage becomes equal to or below over-charge detection voltage, the Cout returns to "H."

However, high voltage charger is connected as mentioned below, Cout pin does not return to "H" because over-charger detection sequence starts after over-charge recovery.

### Over-discharge Detection

When either cell voltage is equal to or below over-discharge voltage, stop further discharge by turning "L" the Dout pin and turning off external Nch MOS FET after the over-charge detection delay time.

The IC becomes standby state after detecting over-discharge and its consumption current is kept at about 0 A. After detection, the  $V^-$  pin will be connected to  $V_{DD}$  pin via 200 k $\Omega$ .

#### **Over-discharge Return**

Return from over-discharge is made by connecting charger. If the V<sup>-</sup>pin voltage becomes equal to or lower than the standby return voltage by connecting charger after detecting over-discharge, it returns from the standby state to start cell voltage monitoring. If both voltages become equal to or more than the over-discharge detection voltage by charging, the Dout pin returns to "H" after the over-discharge return delay time set by the internal counter.

#### **Over-current Detection**

When high current is passed through the battery, the V potential rises by the ON resister of external MOS FET and becomes equal to or more than the over-current detection

voltage, that will be deemed over-current state. Turn "L" the Dout pin after the over-current detection delay time and turn off the external Nch MOS FET to prevent high current in the circuit. The delay time is set by the internal counter. After detection, the  $V^-$  pin will be connected to  $V_{SS}$  via 30 k $\Omega$ . It will not go into standby state after detecting over-current.

### **Short Circuit Detection**

If greater discharge current is passed and the  $V^-$  pin voltage becomes equal to or more than the short-circuit detection voltage, it will go into short-circuit detection state after the short circuit delay time shorter than the over-current detection delay time. When short-circuit is detected, just like the time of over-current detection, turn Dout pin "L" and turn off external Nch MOS FET to prevent high current in the circuit. The  $V^-$  pin will be connected to  $V_{SS}$  after detection via 30 k $\Omega$ . It will not go into standby state after detecting short-circuit.

#### Over-current/Short-detection Return

After detecting over-current or short circuit, the return resistor (typ. 30 k $\Omega$ ) between V<sup>-</sup> pin and V<sub>SS</sub> pin becomes effective and if the resistor is opened the V<sup>-</sup> pin voltage will be pulled by the V<sub>SS</sub> pin voltage. Thereafter, the IC will return from the over-current/short-circuit detection state when the V<sup>-</sup> pin voltage becomes equal to or below the over-current detection voltage and the Dout pin returns to "H" after over-current return delay time set by the internal counter.

### Over-charger Detection/Return

If the potential difference between V<sup>-</sup> pin and V<sub>SS</sub> pin becomes equal to or below the over-charger detection voltage by connecting a charger, no charging can be made by turning "L" the Cout pin after certain delay time and turning off the external Nch MOS FET. If this difference returns to equal to or more than the over-charger detection voltage during detection delay time, the over-charger detection will be stopped. If the potential difference between V<sup>-</sup> pin and V<sub>SS</sub> pin becomes equal to or more than the over-charger detection voltage after over-charger detection, the Cout returns to "H" after certain time. The detection/return delay time is set internally.

If Dout pin is "L" charging will be made through the external Nch FET parasite diode of Dout pin. In that case, the potential difference between  $V^-$  pin and  $V_{SS}$  pin becomes -Vf which is equal to or less than the over-charger detection voltage, no over-charger detection will be made during over-discharge, over-current or short-circuit detection. Further, if over-discharged battery is connected to over-charger, no over-charger detection is made while the Dout pin is "L."

If the battery voltage rises to the over-discharge detection voltage through the parasite diode and the Dout pin becomes "H", and the potential difference between  $V^-$  pin and  $V_{SS}$ 

pin is equal to or below the over-charger detection voltage, the delay operation will be started after Dout pin becoming "H."

### 0 V Cell Charge

If the cell voltage is  $0\ V$  but a potential difference between  $V_{DD}$  and V becomes equal to or greater than the  $0\ V$  cell charging lowest operation voltage, the Cout pin will output "H" and enable charging.

#### **Test Time Reduction Function**

By turning T pin to the  $V_{DD}$  potential, the delay times set by the counter can be cut. Normal time settings if T pin is open. Delay time not set by the counter cannot be controlled by this pin. Recommend that connect the T terminal to VSS terminal if it is possible. Because the malfunction such as it becoming a standby mode by the power supply voltage drop caused by the excessive electric current at the time of load short circuits is assumed by a board layout.

### **OPERATION IN CASE OF DETECTION OVERLAP**

#### **OPERATION IN CASE OF DETECTION OVERLAP**

Overla	p State	Operation in Case of Detection Overlap	State after Detection
When, during over-charge detection	Over-discharge detection is made	Over-charge detection is preferred. If over-discharge state continues even after over-charge detection, over-discharge detection is resumed.	When over-charge detection is made first, V- is released. When over-discharge is detected after over-charge detection, the standby state is not effectuated. Note that V- is connected to V <sub>DD</sub> via 200 kΩ.
	Over-current detection is made	(*1) Both detections' can be made in parallel. Over-charge detection continues even when the over-current state occurs. If the over-charge state occurs first, over-current detection is interrupted.	(*2) When over-current is detected first, V- is connected to V <sub>SS</sub> via 30 kΩ. When over-charge detection is made first, V- is released.
When, during over-discharge detection	Over-charge detection is made	Over-discharge detection is interrupted and over-charge detection is preferred. When over-discharge state continues even after over-charge detection, over-discharge detection is resumed.	The standby state is not effectuated when over-discharge detection is made after over-charge detection. Note that V- is connected to $V_{DD}$ via 200 k $\Omega$ .
	Over-current detection is made	(*3) Both detections can be made in parallel. Over-discharge detection continues even when the over-current state is effectuated first. Over-current detection is interrupted when the over-discharge state is effectuated first,	(*4) If over-current is detected in advance, V will be connected to $V_{SS}$ via 30 kΩ. After detecting over-discharge, V will be connected to $V_{DD}$ via 200 kΩ to get into standby state. If over-discharge is detected in advance, V will be connected to $V_{DD}$ via 200 kΩ to get into standby state.
When, during over-current detection	Over-charge detection is made	(*1)	(*2)
detection	Over-discharge detection is made	(*3)	(*4)

NOTE: Short-circuit detection can be made independently.

Over-charger detection does not work during over-discharge, over-current or short-circuit detection and the delay time starts after return from these states.

### **TIMING CHART**




Figure 4. C<sub>OUT</sub> Output System




Figure 5. D<sub>OUT</sub> Output System

### **APPLICATION CIRCUIT EXAMPLE**




Figure 6. Application Circuit Example


Components	Recommended Value	Max	Unit
R1, R2	100	500	Ω
R3	2	4	kΩ
R4	100	500	Ω
C1, C2, C3	0.1	1	μF


<sup>\*</sup>These numbers don't mean to guarantee the characteristic of the IC.


<sup>\*</sup>In addition to the components in the upper diagram, it is necessary to insert a capacitor with enough capacity between V<sub>DD</sub> and V<sub>SS</sub> of the IC as near as possible to stabilize the power supply voltage to the IC.

### **PACKAGE DIMENSIONS**


# Micro8 / MSOP8 (150 mil) CASE 846AH







### **SOLDERING FOOTPRINT\***



NOTE: The measurements are not to guarantee but for reference only.

\*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and ill are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. ON Semiconductor reserves the right to make changes without further notice to any product herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semicon

### **PUBLICATION ORDERING INFORMATION**

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative

♦ LV51131T/D