# Micro-Stepping Stepper Motor Bridge Controller

#### **Introduction**

The AMIS−30421 is a micro-stepping stepper motor bridge controller for large current range bipolar applications. The chip interfaces via a SPI interface with an external controller in order to control 2 external power NMOS H–bridges. It has an on-chip voltage interfaces via a SPI interface with an external controller in order to regulator, current sensing, self adapting PWM controller and control 2 external power NMOS H-bridges. It has an on-chip voltage regulator, current sensing, self adapting PWM controller and pre-driver with smart slope control switching allowing the part to be EMC compliant with industrial and automotive applications. It uses a proprietary PWM algorithm for reliable current control.

The AMIS−30421 contains a current translation table and takes the next micro-step depending on the clock signal on the "NXT" input pin and the status of the "DIR" (direction) register or input pin. The chip provides a so-called "Speed and Load Angle" output. This allows the creation of stall detection algorithms and control loops based on load angle to adjust torque and speed.

The AMIS–30421 is implemented in a mature technology, enabling fast high voltage analog circuitry and multiple digital functionalities on the same chip. The chip is fully compatible with automotive voltage requirements.

The AMIS−30421 is easy to use and ideally suited for large current stepper motor applications in the automotive, industrial, medical and marine environment. With the on−chip voltage regulator it further reduces the BOM for mechatronic stepper applications.

#### **Key Features**

- Dual H−Bridge Pre−Drivers for 2−Phase Stepper Motors
- Programmable Current via SPI
- On−chip Current Translator
- SPI Interface
- Speed and Load Angle Output
- 8 Step Modes from Full Step up to 64 Micro−Steps
- Current−Sense via Two External Sense Resistors
- PWM Current Control with Automatic Selection of Fast and Slow Decay
- Low EMC PWM with Selectable Voltage Slopes
- Full Output Protection and Diagnosis
- Thermal Warning and Shutdown
- Compatible with 3.3 V Microcontrollers
- Integrated 3.3 V Regulator to Supply External Microcontroller
- Integrated Reset Function to Reset External Microcontroller
- These Devices are Pb−Free and are RoHS Compliant\*
- \*For additional information on our Pb−Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.



## **ON Semiconductor®**

**http://onsemi.com**



**QFN44 CASE 485BY**

### **MARKING DIAGRAM**



#### **ORDERING INFORMATION**

See detailed ordering and shipping information in the package dimensions section on page 40 of this data sheet.











**Figure 2. Pin Out AMIS−30421**

### **Table 1. PIN LIST AND DESCRIPTION**



NOTE: Output type of WDb−, ERRb− and DO−pin is selectable through SPI

### **EQUIVALENT SCHEMATICS**

Following figure gives the equivalent schematics of the user relevant inputs and outputs. The diagrams are simplified representations of the circuits used.



TYPE 1: CLK, DI, NXT, DIR, CLR, TEST Input TYPE 2: DO, WDb, ERRb Open Drain Output







TYPE 3: CSb Input TYPE 4: DO, WDb, ERRb Push Pull Output



TYPE 6: SLA Analog Output



TYPE 7: VDD Power Supply TYPE 8: VBB Power Supply





### **ELECTRICAL SPECIFICATION**



#### **Table 2. ABSOLUTE MAXIMUM RATINGS** (Notes 1 and 2)

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

1. If more than one value is mentioned, the most stringent applies.

- 2. Convention: currents flowing in the circuit are defined as positive.
- 3. +36 V <  $V_{BB}$  < +40 V limited to 1 day over lifetime

4. Circuit functionality not guaranteed.

5. According to JEDEC JESD22−A114C

6. High Voltage Pins MOTxx, VBB, GND; According to JEDEC JESD22−A114C

7. According to JEDEC EIA−JESD22−A115−A

8. According to STM5.3.1−1999

### **RECOMMEND OPERATION CONDITIONS**

Operating ranges define the limits for functional operation and parametric characteristics of the device. Note that the functionality of the chip outside these operating ranges is not guaranteed. Operating outside the recommended operating ranges for extended periods of time may affect device reliability.

#### **Table 3. OPERATING RANGES**



9. High junction temperature can result in reduced lifetime.

#### **Table 4. DC PARAMETERS**

The DC parameters are given for  $V_{BB}$  and temperature in their operating ranges unless otherwise specified. Convention: currents flowing in the circuit are defined as positive.



### **Table 4. DC PARAMETERS**

The DC parameters are given for  $V_{BB}$  and temperature in their operating ranges unless otherwise specified. Convention: currents flowing in the circuit are defined as positive.



#### **Table 4. DC PARAMETERS**

The DC parameters are given for  $V_{BB}$  and temperature in their operating ranges unless otherwise specified. Convention: currents flowing in the circuit are defined as positive.



Table 5. AC PARAMETER The AC parameters are given for V<sub>BB</sub> and temperature in their operating ranges unless otherwise specified.



Table 5. AC PARAMETER The AC parameters are given for V<sub>BB</sub> and temperature in their operating ranges unless otherwise specified.







**Figure 5. Under− and Overvoltage** <sup>t</sup>



**Remarks**:

−<CIRCTRL>, <SM[2:0]>, <MSP[7:0]>, <SLP>, <MOTEN> and <NXTP> are SPI bits −Timing for SPI bits starts after CS is high

−TSLP\_SET only relates to the digital inputs pins DIR and NXT





**Figure 8. SPI Bus Timing Diagram**

### **TYPICAL APPLICATION SCHEMATIC**



**Figure 9. Typical Application Schematic AMIS−30421**





10.ESR < 1 $\Omega$ .

11. ESR  $<$  50 m $\Omega$ .

Downloaded from **[Arrow.com.](http://www.arrow.com)** 

#### **FUNCTIONAL DESCRIPTION**

#### **H−Bridge Pre−Drivers**

The H−bridge pre−drivers for external N−type MOSFETs are controlled by means of current sources for slope regulation (Figure 10). The current source value can be set through SPI (see p35 and further). During the MOSFET switch−on and switch−off phase this current source will be applied for a certain time (respectively  $t_{on}$  and  $t_{off}$  where  $t_{on}$ is divided in  $t_1$  and  $t_2$ ). After this time ( $t_{on}$  or  $t_{off}$ ) the gate of the MOSFET is pulled high or low by means of a switch  $(SW<sub>on</sub> or SW<sub>off</sub>)$ . The timings can also be set through SPI (see p37 and further).

To prevent short circuits, an additional time  $t_{nocross}$  can be added between switching off one MOSFET and switching on the other MOSFET of a half H−bridge (SPI bits  $<$ NO CROSS[1:0]>).

More information on the current sources and timings can be found in Table 5. A detailed description of the SPI settings for the H−bridge pre−drivers can be found at p31 and further.

Figure 11 gives a detailed view on the different stages during switching of the MOSFET.



**Figure 10. Pre−driver Topology**



**Figure 11. Detailed View on MOSFET Switching**

### **PWM Current Control**

A PWM comparator compares continuously the actual winding current (measured over the external sense resistor) with the requested current and feeds back the information to a digital regulation loop. This loop then generates a PWM signal, which turns on/off the current sources  $(I_{on}, I_{off})$  and switches ( $SW<sub>on</sub>$ ,  $SW<sub>off</sub>$ ). The switching points of the PWM duty−cycle are synchronized to the on−chip PWM clock. The frequency of the PWM controller is fixed and will not vary with changes in the supply voltage. Also variations in motor−speed or load−conditions of the motor have no effect. There are no external components required to adjust the PWM frequency.

For EMC reasons it's possible to add jitter to the PWM by means of the <PWMJ> bit.

#### **Step Translator and Step Mode**

The step translator provides the control of the motor by means of the stepmode SPI bits <SM[2:0]>, the enable SPI bit <MOTEN>, the direction SPI bit <DIRCTRL> and input

pins DIR and NXT. It is translating consecutive steps in corresponding currents in both motor coils for a given step mode. One out of 8 possible stepping modes can be selected through SPI bits <SM[2:0]>.

After power−up or clear (CLR−pin) the coil current translator is set to position 0. For all stepping modes except full step this means that the coil current is maximum in the Y−coil and zero in the X−coil (see Table 7). If NXT pulses are applied when the DIR−pin is pulled low, SPI bit <DIRCTRL> is zero and SPI bit <MOTEN> is one, the coil current translator will step through Table 7 from top till bottom. If DIR−pin is pulled high or SPI bit <DIRCTRL> is set to '1', the coil current translator will step in opposite direction through the table.

Figures 12 up to 15 gives another view on the different stepping modes. The Y−coil current is plotted on the Y−axes, the X−coil current on the X−axes. Notice that all stepping modes from Table 7 can be plotted on a circle with the exception of half step uncompensated and full step. These are plotted on a square.









**Figure 13. Circular representation 1/4 Microstepping**



#### **Remark:**

- ♦ Positive coil current flows from MOTXP to MOTXN and MOTYP to MOTYN.
- ♦ In above figures SPI bit <DIRCTRL> is set to '0'. When set to '1', rotation will be reversed.

### **Table 7. CIRCULAR TRANSLATOR TABLE**



### **Remarks**:

- $\overline{\bullet}$  Positive coil current conducts from MOTXP to MOTXN or MOTYP to MOTYN.
- ♦ For some microstep positions 2 values are given for Coil X and Coil Y. The second value is only valid for <SM[2:0]>  $=$  "11x"

#### **Direction**

The direction of rotation can be changed by means of the DIR−pin and the SPI bit <DIRCTRL>. See also Figure 12 up to Figure 15. Setup and hold times need to be respected when changing direction (see Figure 6).

#### **NXT Input**

Every rising or falling edge on the NXT−pin (selectable through SPI bit <NXTP>) will move the coil current one step up or down (dependant on the DIR−pin and <DIRCTRL> bit) in the translator table (see Table 7). The motor current will be updated at the next PWM cycle.

#### **Enable**

The enable SPI bit <MOTEN> is used to enable the PWM regulator and drive coil current through the stepper motor coils. When '1' the motor driver is enabled and coil current will be conducted. If '0' (zero), the H−bridge drivers are disabled.

When the motor driver is enabled, the NXT− and DIR−pin as also the <DIRCTRL> SPI bit can be used to control the movement of the stepper motor. It's not allowed to apply pulses on the NXT−pin when the motor driver is disabled.

Certain errors (see Error Output p24) will automatically disable the motor driver  $(\langle \text{MOTEN} \rangle = 0)$ . The errors first need to be cleared before one is able to enable the motor driver again.

Setup and hold times need to be respected (see Figure 6).

#### **Microstep Position**

To be able to track the position in the current translator table (Table 7), the microstep position SPI byte can be used (<MSP[7:0]>). This byte gives the position within the current translator table in units of 1/64 microsteps. This means that when working in 1/4<sup>th</sup> microstepping the read out microstep positions will be 0, 16, 32, ...

The microstep position can be used to track/verify the real position of the stepper motor and as a reference point for changing the stepping mode (to avoid phase shift (see further)). See also Application Note AND8399 for more information on this (this application note is based on AMIS−305xx but is similar for AMIS−30421).

Keep in mind that  $\langle \text{MSP}[7:0] \rangle$  will only be update 1 µs after the NXT pulse was applied.





#### **Microstep**

<SM[2:0]> is used to set the microstep stepping mode. Changing to another microstep stepping mode can be done but the setup and hold timings need to be respected (see Figure 6). Additionally, one needs to be careful to not introduce an offset (or phase shift) in the translator table.

Increasing to a higher stepping mode (e.g. from 1/2 to 1/4) can be done at any moment without introducing an offset or phase shift. Decreasing to a lower stepping mode (e.g. from 1/4 to 1/2) can introduce an offset or phase shift if the change to the lower stepping mode is not done at the right moment. One needs to make sure that the translator table position is shared both by the old and new stepping mode setting. Figure 17 gives a good and bad example of reducing the stepping mode.

To avoid the creation of an offset it's advised to only change the stepping mode at a full−step position (<MSP[7:0]> equal to 0, 64, 128 or 192).

Changing the stepping mode to (or from) full step stepping mode also needs to be done with care. Changing to

full step mode at the moment the coil current is 100% in one of the coils will result in a movement of the rotor. Reversed, changing from full step to any other stepping mode will also result in a movement of the rotor (see Figure 18, top left).

If the stepping mode is changed to full step when the coil current in both coils is 71%, the coil current in both coils will only be 71% in full step stepping mode instead of 100% (see Figure 18, top right). Changing to full step stepping mode when the coil current in one of the coils is not 100% nor 71% will result in an offset (see Figure 18, bottom). Notice that stepping is now done on a rectangle instead of a square.

There will always be coil current present in both coils when working in full step stepping mode (see Table 7). When zero current is requested in one of the coils, half step stepping mode can be used to mimic full step (see section *Full Step Stepping Mode* in application note AND8399/D for more info).





Correct change to a lower stepping mode. Step 2 of 1/4th stepping mode is equal to Step 1 of half step stepping mode (see Table 7). No offset or phase shift is created.

Incorrect change to a lower stepping mode. Step 1 of 1/4th stepping mode is not shared with a step in half step stepping mode (see Table 7). An offset or phase shift will be created!



**Figure 17. NXT−Step Mode Synchronization**

**Figure 18. Changing to/from Full step Stepping Mode**

### **Programmable Peak−Current**

The amplitude of the current waveform in the motor coils  $(I_{\text{max}})$  can be programmed through SPI bits <CUR[2:0]>. The coil current can be calculated as next:

$$
I_{\text{max}} = \langle \text{CUR}[2:0] \rangle / R_{\text{SENSE}}
$$

 $R_{\text{SENSE}}$  is resistor  $R_1$  and  $R_2$  as given in Figure 9.

A change in the coil current  $(*CUR*[2:0]>)$  will be updated at the next PWM cycle.

#### **Clear**

Logic 0 on the CLR−pin allows normal operation of the chip. To clear the complete digital inside AMIS−30421, the CLR−pin needs to be pulled to logic 1 for a minimum time of  $t_{CLR}$  (Table 5). Clearing the motor driver can not be done during Sleep Mode. During a clear the charge pump remains

active. The voltage regulator remains functional during and after the clear action and the WDb−pin is not activated.

After a clear, NXT pulses can be applied after t<sub>CLR</sub> SET (see Figure 7).

#### **Speed and Load Angle Output**

The SLA−pin provides an output voltage that indicates the level of the BEMF (Back Electro Magnetic Force) voltage of the motor. This BEMF voltage is sampled during every so−called "coil current zero crossing". Per coil, two zero−current positions exist per electrical period, yielding in a total of four zero−current observation points per electrical period.

Because of the relatively high recirculation currents in the coil during current decay, the coil voltage  $V_{\text{COII}}$  shows a transient behavior. This transient behavior (which is not the BEMF) can be made visible or invisible on the SLA-pin by means of SPI bit <SLAT>. When set to transparent  $(\langle SLAT \rangle = '1')$ , the coil voltage is sampled every PWM cycle and updated on the SLA−pin (see Figure 19). When set to not−transparent (<SLAT> = '0'), only the last sample (taken right before leaving the "coil current zero crossing") will be copied to the SLA−pin (see Figure 20).



#### **Figure 19. Principle of BEMF Measurement in Transparent Mode**

The relationship between the voltage measured on the SLA−pin and the coil voltage is:

 $V_{SLA} = 0.6 + (0.6 \text{ x } < SLA_O$  OFFS> $) + (V_{coil} \text{ x } < SLA$ G> $)$ SPI bit <SLA\_OFFS> can be used to add an additional offset of 0.6 V. Five different SLA gain values can be set by means of SPI bits <SLAG[2:0]>.

AMIS−30421 has the ability to stretch the "coil current zero crossing". If NXT pulses are applied too fast it's possible that the "coil current zero crossing" is too short making it impossible to measure the real BEMF (see

When working in not–transparent mode ( $\langle$ SLAT> = '0') keep in mind that there is a delay between applying the NXT pulse (to leave the "coil current zero crossing") and the updated voltage on the SLA-pin (see t<sub>SLA DELAY</sub> in Figure 20 and Table 5).



#### **Figure 20. Principle of BEMF Measurement in Not−Transparent Mode**

Figure 21). By using SPI bits <MIN\_SLA\_TIME[1:0]> one can stretch the "coil current zero crossing" without changing the speed of the motor (see Figure 21). AMIS−30421 will ignore but keep track of the NXT pulses applied during the "stretched coil current zero crossing" and compensate the ignored pulses when leaving the "coil current zero crossing".

More information on using the SLA−pin can be found in application note AND8399. Although this application note refers to AMIS−305xx, it is also valid for AMIS−30421.



**Figure 21. BEMF sampling without (left) and with (right) zero crossing stretching**

#### **Sleep Mode**

AMIS−30421 can be placed in Sleep Mode by means of SPI bit <SLP>. This mode allows reduction of current−consumption when the motor is not in operation. The effect of sleep mode is as follows:

- The drivers are put in HiZ
- All analog circuits are disabled and in low−power mode
- All SPI registers maintain their logic content
- SPI communication is still possible (slightly current increase during SPI communication).
- Status Registers can not be cleared by reading out
- NXT and DIR inputs are forbidden
- Oscillator and digital clocks are silent
- Motor driver can not be cleared by means of the CLR−pin

The voltage regulator remains active but with reduced current−output capability (ILOAD\_PD).

When Sleep Mode is left a start−up time is needed for the charge pump to stabilize. After this time  $(t<sub>SLP</sub>_{SET})$  NXT commands can be issued (see also Figure 6).

Enabling the motor when the charge pump is not stable can result in overcurrent errors (see section *Over−Current Detection*). Because of this it's advised to keep the motor disabled during the stabilization time ( $t_{SLP$  SET).

The IO−pins of AMIS−30421 have internal pull−down or pull−up resistors (see Figure 3). Keep this in mind when entering Sleep Mode.

In Sleep Mode  $V_{DD}$  can drop to 2.1 V minimum (see V<sub>DD</sub> SLEEP in Table 4). Keep in mind that in this case it's not allowed to pull the input pins above 2.1 V!

#### **WARNING, ERROR DETECTION AND DIAGNOSTICS FEEDBACK**

#### **Thermal Warning and Shutdown**

AMIS−30421 has 4 thermal ranges which can be read out through SPI bits <TR[1:0]> and <TSD>. Thermal Range 1 goes from  $-40^{\circ}$ C up to T<sub>1</sub>. Thermal Range 2 goes from T<sub>1</sub> to  $T_2$  and Thermal Range 3 goes from  $T_2$  up to  $T_3$  ( $T_1$ ,  $T_2$  and  $T_3$  can be found in Table 4). Once above  $T_3$  the 4<sup>th</sup> thermal level is reached which is the thermal warning range.

When junction temperature rises above  $T_{TW}$  (= T<sub>3</sub>), the ERRb−pin will be activated. If junction temperature increases above thermal shutdown level  $(T_{\text{TSD}})$ , then the circuit goes in Thermal Shutdown Mode and all driver transistors are disabled (high impedance). The condition to get out of the Thermal Shutdown Mode is to be at a temperature lower than  $T_{TW}$  and by clearing the  $\langle TSD \rangle$  SPI bit.



#### **Over−Current Detection**

The over−current detection circuit monitors the load current in each activated output stage. If the load current exceeds the over−current detection threshold, the ERRb−pin will be activated and the drivers are switched off (motor driver disabled) to reduce the power dissipation and to protect the H−bridge. Each driver has an individual detection bit (see Status Register 1 and 2). The error condition is latched and the microcontroller needs to read out the error to reset the error and to be able to re−enable the motor driver again.

Note: Successive resetting the motor driver in case of a short circuit condition may damage the drivers.

#### **Open Coil/Current Not Reached Detection**

Open coil detection is based on the observation of 100% duty cycle of the PWM regulator. If in a coil 100% duty cycle is detected for a certain time, an open coil will be latched (see Status Register 1 and 2) and the ERRb−pin will be activated (drivers are disabled). The time this 100% duty cycle needs to be present is adjustable with SPI bits  $\langle$ OPEN COIL[1:0]>. A short time will result in fast detection of an open−coil but could also trigger unwanted open−coil errors. Increase the timing if this is the case.

 $\sum_{\text{Thermal Range 3}}$  can be used to test if the operating conditions (supply When the resistance of a motor coil is very large and the supply voltage is low, it can happen that the motor driver is not able to deliver the requested current to the motor. Under these conditions the PWM controller duty cycle will be 100% and the ERRb−pin will flag this situation. This feature voltage, motor coil resistance) still allow reaching the requested coil−current or else the coil current should be reduced.

Note: A short circuit could trigger an open coil.

#### **Charge Pump Failure**

The charge pump is an important circuit that guarantees low  $R_{DS(on)}$  for all external MOSFET's, especially for low supply voltages. If supply voltage is too low or external components are not properly connected to guarantee a low  $R_{DS(on)}$  of the drivers, a charge pump failure is latched (<CPFAIL>), the ERRb−pin is activated and the driver is disabled  $(\langle \text{MOTEN} \rangle = '0')$ . One needs to read Status Register 1 to clear the charge pump failure.

After power on reset (POR) the charge pump voltage will need some time to exceed the required threshold. During that time the ERRb−pin will be active but not latched for 250us. If the slope of the power supply  $V_{BB}$  is slow during power up (charge pump not started after 250 µs), a charge pump failure will be latched and the ERRb−pin is activated (see also Figure 23).



**Figure 23. Charge Pump Failure**

#### **Watchdog**

When  $V_{BB}$  is applied, the WDb–pin is kept low for t<sub>por</sub> (Table 5). This can for instance be used to reset an external microcontroller at power up.

The WDb−pin also has a second function, a Watchdog function. When the watchdog is enabled  $(**WDEN**>= '1'),$ a timer will start counting up. When the counter reaches a certain value (<WDT[3:0]>), the <WD> SPI bit will be set and the WDb-pin will be pulled low for a time equal to t<sub>POR</sub> to reset the external microcontroller. To avoid that the microcontroller gets reset, the microcontroller needs to re−enable the watchdog before the count value is reached (= write '1' to <WDEN> before <WDT[3:0]> is reached). This functionality can be used to reset a "stuck" microcontroller.

The SPI bit <WD> can be used to detect a cold or warm boot. When powering the application (cold boot), <WD> will be zero. If the microcontroller has been reset by the WDb−pin (warm boot), <WD> bit will be '1'. The microcontroller can use this information to detect a cold or warm boot.

It's forbidden to re−enable the watchdog too fast (minimum time between re−enabling must be above tWDPR (see Figure 4)). One may also not enable the watchdog too fast after power up (see  $t_{\text{DSPI}}$ , Figure 4).

A small analogue filter avoids resetting due to spikes or noise on the VDD supply  $(t_{\text{rf}})$ .

During and after power up the WDb−pin is an open drain output. One can change this to a push−pull output by using SPI bit <IO\_OT>.

#### **Error Output**

The error output (ERRb−pin) will be activated if an error is reported. Next errors will be reported:

- Thermal Warning
- Thermal Shutdown
- Overcurrent
- Open Coil
- Charge Pump Failure
- All errors except a Thermal Warning will disable the H−bridge drivers to protect the motor driver  $(\angle MOTEN> = '0')$ . To reset the error one needs to read out the error. Only when all errors are reset it will be possible to re−enable the motor driver (<MOTEN> = '1').

Keep in mind that during power up a charge pump failure will be reported during the first 250us but will not be latched (see also *Charge Pump Failure*).

During and after power up the ERRb−pin is an open drain output. One can change this to a push−pull output with SPI bit <IO\_OT>.

### **POWER SUPPLY AND THERMAL CALCULATION**

#### **Logic Supply Regulator**

AMIS−30421 has an on−chip 3.3V low−drop regulator to supply the digital part of the chip itself, some low−voltage analog blocks and external circuitry. See Table 4 for the limitations.

### **Over− and Undervoltage**

AMIS-30421 has undervoltage detection. If  $V_{BB}$  drops below V<sub>BBUL</sub>, the drivers are disabled. To be able to enable the drivers again the  $V_{BB}$  voltage needs to rise above V<sub>BBUH</sub>.

Overvoltage detection is also present. If the voltage rises above  $V_{\rm BBOH}$  the drivers are disabled. The voltage needs to drop below  $V_{\text{BBOL}}$  to be able to enable the driver again. See also Figure 5.

### **Start−Up Behavior**

Figure 4 gives the start-up of AMIS-30421. After V<sub>BB</sub> is applied and after a certain power up time  $(t_{PU})$ , the internal voltage regulator V<sub>DD</sub> will start–up. When V<sub>DD</sub> gets above V<sub>DDH</sub>, the internal POR will be released and the digital will start−up. The WDb−pin will be kept low for an additional 100ms (t<sub>POR</sub>). After the WDb–pin is deactivated and after a time  $t_{\text{DSPI}}$ , SPI communication can be initiated.

### **Junction Temperature Calculation**

To calculate the junction temperature of AMIS−30421 the thermal resistance junction−to−ambient must be known. When only a PCB heat sink is used, a typical value is 30°C/W (see Table 4).

There are three modes the junction temperature can be calculated for.

- In Sleep Mode ( $\langle$ SLP> = '1') the V<sub>BAT</sub> consumption is maximum 150  $\mu$ A making T<sub>j</sub> = T<sub>amb</sub>.
- In Normal Mode when the driver is disabled (<MOTEN> = '0'), the  $V_{BAT}$  consumption is maximum 20 mA (no external load on VDD−pin). The junction temperature can be calculated as next:

 $T_{J} = T_{A} + (V_{BAT} \times I_{BAT} \times Rth_{JA})$ 

For an 18 V application operating at an ambient temperature of 125°C this would give:

 $T_{\rm J}$  = 125° C + (18 V  $\times$  20 mA  $\times$  30° C/W)

 $T_{\rm J} = 135.8^{\circ} \text{C}$ 

• In Normal Mode with the driver enabled (<MOTEN> = '1') the gate charge current needs to be included in the calculations.

$$
I_{BAT} = 20 \text{ mA} + (6 \times V_{REGH} \times C_{ISS} \times f_{PWM})
$$

For an 18 V application driving external MOSFET's with an input capacitance of 1 nF this would result in:

$$
I_{BAT} = 20 \text{ mA} + (6 \times 12.8 \text{ V} \times 1 \text{ nF} \times 30 \text{ kHz})
$$

 $I_{\mathsf{BAT}} = 22.3 \mathsf{mA}$ 

Operating at 125°C ambient temperature this result in a junction temperature of:

ion temperature of:<br>T<sub>J</sub> = 125°C + (18 V × 22.3 mA × 30°C/W)

$$
T_J = 123 \text{ C}
$$

$$
T_J = 137^{\circ} \text{C}
$$

#### **SPI INTERFACE**

The serial peripheral interface (SPI) allows an external microcontroller (Master) to communicate with AMIS−30421. The implemented SPI block is designed to interface directly with numerous microcontrollers from several manufacturers. AMIS−30421 acts always as a Slave and can't initiate any transmission. The operation of the device is configured and controlled by means of SPI registers which are observable for read and/or write from the Master.

#### **SPI Transfer Format and Pin Signals**

During a SPI transfer, data is simultaneously transmitted (shifted out serially) and received (shifted in serially). A serial clock line (CLK) synchronizes shifting and sampling of the information on the two serial data lines (DO and DI). DO signal is the output from the Slave (AMIS–30421), and DI signal is the output from the Master. A chip select line (CSb) allows individual selection of a Slave SPI device in a multiple−slave system. The CSb line is active low. If AMIS−30421 is not selected, DO is in HiZ and does not interfere with SPI bus activity. The output type of DO can be set in SPI (<IO\_OT>). Since AMIS-30421 operates as a Slave in MODE 0 (CPOL = 0; CPHA = 0) it always clocks data out on the falling edge and samples data in on rising edge of clock. The Master SPI port must be configured in MODE 0 too, to match this operation.

The diagram below is both a Master and a Slave timing diagram since CLK, DO and DI pins are directly connected between the Master and the Slave.



**Figure 24. Timing Diagram of a SPI Transfer**

#### **Transfer Packet**

Serial data transfer is assumed to follow MSB first rule. The transfer packet contains one or more bytes.

Byte 1 contains the Command and the SPI Register Address and indicates to AMIS−30421 the chosen type of operation and addressed register. Byte 2 contains data, or sent from the Master in a WRITE operation, or received from AMIS−30421 in a READ operation.

Two command types can be distinguished in the communication between master and AMIS−30421:

- CMD2 =  $0$ <sup>2</sup>: READ from SPI Register with address ADDR[4:0]
- CMD2 = '1': WRITE to SPI Register with address ADDR[4:0]





#### **READ Operation**

If the Master wants to read data from a Status or Control Register, it initiates the communication by sending a READ command. This READ command contains the address of the SPI register to be read out. At the falling edge of the eight clock pulse the data−out shift register is updated with the content of the corresponding internal SPI register. In the next 8−bit clock pulse train this data is shifted out via DO pin. At the same time the data shifted in from DI (Master) should be interpreted as the following successive command or dummy data.

Status Register 0, 1 and 2 (see SPI Registers) contain 7 data bits and a parity check bit. The most significant bit (D7) represents a parity of D[6:0]. If the number of logical ones in D[6:0] is odd, the parity bit D7 equals '1'. If the number of logical ones in D[6:0] is even then the parity bit D7 equals '0'. This simple mechanism protects against noise and increases the consistency of the transmitted data. If a parity check error occurs it is recommended to initiate an additional READ command to obtain the status again.

The CSb−pin is active low and may remain low between successive READ commands as illustrated in Figure 28. There is one exception. In case an error condition occurs the

root cause of the problem can be determined by reading out the Status Registers. However, if the error occurs at the moment CSb is low, one first needs to pull CSb high to update the Status Registers properly. Only then the Status Registers can be read out to determine the error. For this reason it is also recommended to keep CSb high when the SPI bus is idle.



**Figure 26. Single READ Operation Where Data from SPI Register is Read by the Master**

#### **WRITE Operation**

If the Master wants to write data to a Control Register it initiates the communication by sending a WRITE command. This contains the address of the SPI register to write to. The command is followed with a data byte. This incoming data will be stored in the corresponding Control Register after CSb goes from low to high. It is important that the writing action to the Control Register is exactly 16 bits long and that CSb goes high after these 16 bits. If more or

less bits are transmitted the complete transfer packet is ignored.

A WRITE command executed for a read−only register (e.g. Status Registers) will not affect the addressed register and the device operation.

AMIS−30421 responds on every incoming byte by shifting out via DO the data stored in the last received address. Because after a power−on−reset the initial address is unknown the data shifted out via DO is not valid.



**Figure 27. Single WRITE Operation Where Data from the Master is Written in SPI Register**

#### **Examples of READ and WRITE Operations**

In the following examples successive READ and/or WRITE operations are combined. In Figure 28 the Master first reads the status from Register at Addr1 and at Addr2

followed by writing a control byte in Control Register at Addr3. Note that during the WRITE command the old data of the pointed register is returned at the moment the new data is shifted in.



**Figure 28. 2 Successive READ Commands Followed by a WRITE Command**

After a WRITE operation the Master could initiate a READ command in order to verify the data correctly written as illustrated in Figure 29. During reception of the READ command the old data is returned for a second time. Only after receiving the READ command the new data is transmitted. This rule also applies when the master device

wants to initiate an SPI transfer to read the Status Registers. Because the internal system clock updates the Status Registers only when CSb line is high, the first read out byte might represent old status information (Figure 30).



**Figure 29. WRITE Operation Followed by a READ operation to verify**



**Figure 30. 3 READ Operations in a Row**

#### **Bad Examples of READ and WRITE Operations**

The following example demonstrates a bad WRITE operation. After a WRITE operation a read operation is done before CSb is made high. The data will not be written in the Register. Figure 32 demonstrates how it should be done (see also Figure 29).

The second example (Figure 33) demonstrates an incorrect way of reading errors. After a WRITE operation the ERRb−pin toggles indication an error. Without toggling CSb the 3 Status Registers are read out to determine the error. Because CSb was not high after the error was detected, the Status Registers will not be updated and the error can not be determined. A second problem with Figure 33 is that the data written to Addr9 will not be stored because CSb was not toggled after the write operation.

Figure 34 gives the correct way of reading out errors. When the error is detected (toggling of ERRb−pin), CSb is made high to make sure the Status Registers are updated. Then the Status Registers are read out. Notice that ERRb toggles after Status Register 1 is read out (Addr 0x05). This indicates that the error was an overcurrent in the X−coil, a charge pump failure or an open X−coil. Also notice that because CSb is made high after the write operation, the write operation will now be done correctly.



**Figure 31. Bad Example of Write Operation**



**Figure 32. Good Write Operation**



**Figure 33. Bad Example of Error Read Out**





### **SPI Register Description**

Below table gives an overview of all SPI Registers that can be used.

### **Table 8. SPI REGISTER OVERVIEW**



#### **Table 8. SPI REGISTER OVERVIEW**



Where:  $R/W$  = read and write access,  $R$  = read access only

### **Watchdog Register (WR)**

The Watchdog Register is located at address 0x00 and can be used to enable the watchdog and set the watchdog time−out. It can also be used to set the short circuit and open coil detection time−out.

#### **Table 9. WATCHDOG REGISTER**



#### **Table 10. WATCHDOG REGISTER PARAMETERS**



Remark: Bit 0 of Watchdog Register should always be '0' (zero)!

### **Control Register 0 (CR0)**

Control Register 0 is located at address 0x01 and is used to set the maximum coil current and stepping mode. It's also used to set the "coil current zero crossing" duration.



#### **Table 11. CONTROL REGISTER 0**

### **Table 12. CONTROL REGISTER 0 PARAMETERS**



### **Control Register 1 (CR1)**

Control Register 1 is located at address 0x02 and can used to set the direction, NXT−pin polarity, output configuration of WDb−, ERRb− and DO−pin and to enable PWM jitter. It can also be used to set an additional delay between switching off and on MOSFET's of one half H−bridge (to prevent a short circuit).



#### **Table 13. CONTROL REGISTER 1**



#### **Table 14. CONTROL REGISTER 1 PARAMETERS**

Remark: Bit 3 and bit 5 of Control Register 1 should always be '0' (zero)!

### **Control Register 2 (CR2)**

Control Register 2 is located at address 0x03 and can be used to enable the motor driver and to put the motor driver in sleep mode. It also has some parameters that can be used to set the SLA.

#### **Table 15. CONTROL REGISTER 2**



#### **Table 16. CONTROL REGISTER 2 PARAMETERS**



### **Table 16. CONTROL REGISTER 2 PARAMETERS**



Remark: Bit 5 of Control Register 2 should always be '0' (zero)!

#### **Status Register 0 (SR0)**

Status Register 0 is located at address 0x04 and can only be read. Status Register 0 is a non−latched register meaning that the value of the register can change without the need of reading out the register. The register can be used to retrieve the temperature range or to verify a watchdog event.

Notice that bit 7 is the parity bit (see READ operation p26).

### **Table 17. STATUS REGISTER 0**



### **Table 18. STATUS REGISTER 0 PARAMETERS**



#### **Status Register 1 (SR1)**

Status Register 1 is located at address 0x05 and can only be read. Status Register 1 is a latched register. If an error occurs the bit will be set and can only be cleared by reading out this bit<sup>1</sup>. The register is used to report an overcurrent or open coil in the X−coil, or to report a charge pump failure.

Notice that bit 7 is the parity bit (see READ operation p26).

### **Table 19. STATUS REGISTER 1**



1. In Sleep mode the register can be read out but will not be cleared!



#### **Table 20. STATUS REGISTER 1 PARAMETERS**

#### **Status Register 2 (SR2)**

Status Register 2 is located at address 0x06 and can only be read. Status Register 2 is a latched register. If an error occurs the bit will be set and can only be cleared by reading out this bit2. The register is used to report an overcurrent or open coil in the Y−coil, or to report a thermal shutdown.

Notice that bit 7 is the parity bit (see READ operation p26).

#### **Table 21. STATUS REGISTER 2**



#### **Table 22. STATUS REGISTER 2 PARAMETERS**



2. In Sleep mode the register can be read out but will not be cleared!

### **Status Register 3 (SR3)**

Status Register 3 is located at address 0x07 and can only be read. Status Register 3 contains the microstepping position and can be used to retrieve the position in the translator table (see Table 7). It is a non−latched register meaning that the microstepping position can be updated by the motor driver at any moment. Status Register 3 does not contain a parity bit.

#### **Table 23. STATUS REGISTER 3**



#### **Table 24. STATUS REGISTER 3 PARAMETERS**



#### **Predriver Register 0 (PDRV0)**

Predriver Register 0 is located at address 0x09 and can be used to set the current source for the gate charge of the external top MOSFET's during  $t_1$  (see Figure 11).

#### **Table 25. PREDRIVER REGISTER 0**



#### **Table 26. PREDRIVER REGISTER 0 PARAMETERS**



#### **Predriver Register 1 (PDRV1)**

Predriver Register 1 is located at address 0x0A and can be used to set the current source for the gate charge of the external top MOSFET's during  $t_2$  (see Figure 11).

### **Table 27. PREDRIVER REGISTER 1**



### **Table 28. PREDRIVER REGISTER 1 PARAMETERS**



### **Predriver Register 2 (PDRV2)**

Predriver Register 2 is located at address 0x0B and can be used to set the current source for the gate charge of the external bottom MOSFET's during  $t_1$  (see Figure 11).

### **Table 29. PREDRIVER REGISTER 2**



### **Table 30. PREDRIVER REGISTER 2 PARAMETERS**



### **Predriver Register 3 (PDRV3)**

Predriver Register 3 is located at address 0x0C and can be used to set the current source for the gate charge of the external bottom MOSFET's during  $t_2$  (see Figure 11).

### **Table 31. PREDRIVER REGISTER 3**



### **Table 32. PREDRIVER REGISTER 3 PARAMETERS**



### **Predriver Register 4 (PDRV4)**

Predriver Register 4 is located at address 0x0D and can be used to set the current source for the gate discharge of the external MOSFET's (see Figure 11).



#### **Table 33. PREDRIVER REGISTER 4**

### **Table 34. PREDRIVER REGISTER 4 PARAMETERS**



### **Predriver Register 5 (PDRV5)**

Predriver Register 5 is located at address  $0x0E$  and can be used to set  $t_2$  (see Figure 11).

### **Table 35. PREDRIVER REGISTER 5**



### **Table 36. PREDRIVER REGISTER 5 PARAMETERS**



### **Table 36. PREDRIVER REGISTER 5 PARAMETERS**



### **Predriver Register 6 (PDRV6)**

Predriver Register 6 is located at address 0x0F and can be used to set  $t_{off}$  (see Figure 11).

#### **Table 37. PREDRIVER REGISTER 6**



### **Table 38. PREDRIVER REGISTER 6 PARAMETERS**



## **Predriver Register 7 (PDRV7)**

Predriver Register 7 is located at address  $0x10$  and can be used to set  $t_1$  (see Figure 11).

### **Table 39. PREDRIVER REGISTER 7**



#### **Table 40. PREDRIVER REGISTER 7 PARAMETERS**





### **PACKAGE THERMAL CHARACTERISTICS**

The AMIS−30421 is available in a NQFP44 package. For cooling optimizations, the NQFP has an exposed thermal pad which has to be soldered to the PCB ground plane. The ground plane needs thermal vias to conduct the heat to the bottom layer.

Figure 35 gives an example of good heat transfer. The exposed thermal pad is soldered directly on the top ground layer (left picture of Figure 35). It's advised to make the top ground layer as large as possible (see arrows Figure 35). To improve the heat transfer even more, the exposed thermal pad is connected to a bottom ground layer by using thermal vias (see right picture of Figure 35). It's advised to make this bottom ground layer as large as possible and with as less as possible interruptions.

For precise thermal cooling calculations the major thermal resistances of the device are given (Table 4). The thermal media to which the power of the devices has to be given are:

- Static environmental air (via the case)
- PCB board copper area (via the exposed pad)

The major thermal resistances of the device are the Rth from the junction to the ambient  $(Rth<sub>ia</sub>)$  and the overall Rth from the junction to exposed pad  $(Rth_{ip})$ . In Table 4 one can find the values for the Rth $_{ia}$  and Rth $_{ip}$ , simulated according to JESD−51.

The Rth<sub>ia</sub> for 2S2P is simulated conform JEDEC JESD−51 as follows:

- A 4−layer printed circuit board with inner power planes and outer (top and bottom) signal layers is used
- Board thickness is 1,46mm (FR4 PCB material)
- The 2 signal layers: 70 um thick copper with an area of 5500 mm2 copper and 20% conductivity
- The 2 power internal planes: 36 µm thick copper with an area of 5500 mm2 copper and 90% conductivity The Rth<sub>ia</sub> for 1S0P is simulated conform to JEDEC JESD−51 as follows:
- A 1−layer printed circuit board with only 1 layer
- Board thickness is 1.46 mm (FR4 PCB material)
- $\bullet$  The layer has a thickness of 70  $\mu$ m copper with an area of 5500 mm2 copper and 20% conductivity



**Figure 35. PCB Ground Plane Layout Condition (left picture displays the top ground layer, right picture displays the bottom ground layer)**

#### **ORDERING INFORMATION**



†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.





DATE 16 SEP 2011

NOTES:

**L**

- 1. DIMENSIONS AND TOLERANCING PER ASME Y14.5M, 1994.
- 
- 2. CONTROLLING DIMENSION: MILLIMETERS. 3. DIMENSION b APPLIES TO THE PLATED TERMINAL AND IS MEASURED ABETWEEN 0.15 AND 0.30 MM FROM TERMINAL TIP.
- 



**GENERIC MARKING DIAGRAM\***



- A = Assembly Location
- $WL = Water$  Lot
- YY = Year
- WW = Work Week
- G = Pb−Free Package

\*This information is generic. Please refer to device data sheet for actual part marking.

marking.<br>Pb−Free indicator, "G" or microdot " ■", may or may not be present.

#### **SOLDERING FOOTPRINT\***



\*For additional information on our Pb−Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and all are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. **DOCUMENT NUMBER: 98AON59317E DESCRIPTION:** Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. **QFN44 7X7, 0.50P PAGE 1 OF 1**

ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding<br>the suitability of its products for any particula

onsemi, ONSOMI., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. **onsemi** owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property.<br>A listing of **onsemi's** product/pate of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products<br>and applications using **onsemi** provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license<br>under any of its intellectual property ri or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates,<br>and distributors harmless against associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal<br>Opportunity/Affirmative Action Employer. Thi

#### **PUBLICATION ORDERING INFORMATION**

#### **LITERATURE FULFILLMENT**:

#### **Email Requests to:** orderlit@onsemi.com

## **TECHNICAL SUPPORT**

**onsemi Website:** www.onsemi.com

#### **North American Technical Support:** Voice Mail: 1 800−282−9855 Toll Free USA/Canada Phone: 011 421 33 790 2910

**Europe, Middle East and Africa Technical Support:** Phone: 00421 33 790 2910 For additional information, please contact your local Sales Representative

◊