

# M40Z111 M40Z111W

# 5 V or 3 V NVRAM supervisor for up to two LPSRAMs


Not recommended for new design

## Features

- Convert low power SRAMs into NVRAMs
- Precision power monitoring and power switching circuitry
- Automatic write-protection when V<sub>CC</sub> is out-oftolerance
- Choice of supply voltages and power-fail deselect voltages:
  - M40Z111:  $V_{CC} = 4.5$  to 5.5 V THS =  $V_{SS}$ ;  $4.5 \le V_{PFD} \le 4.75$  V THS =  $V_{OUT}$ ;  $4.2 \le V_{PFD} \le 4.5$  V
  - M40Z111W:  $V_{CC} = 3.0 \text{ to } 3.6 \text{ V}$ THS =  $V_{SS}$ ;  $2.8 \le V_{PFD} \le 3.0 \text{ V}$  $V_{CC} = 2.7 \text{ to } 3.3 \text{ V}$ THS =  $V_{OUT}$ ;  $2.5 \le V_{PFD} \le 2.7 \text{ V}$
- Less than 15 ns chip enable access propagation delay (for 5.0 V device)
- Packaging includes a 28-lead SO.C and SNAPHAT<sup>®</sup> top (to be ordered senarately)
- SOIC package provides cire of connection for a SNAPHAT top which cor tains the battery
- RoHS compliant

inso

- Lead-fre 3 Second level interconnect



### December 2010

This is information on a product still in production but not recommended for new designs.

# Contents

1	Description
2	Operation82.1Data retention lifetime calculation82.2V <sub>CC</sub> noise and negative going transients10
3	Maximum ratings
4	DC and AC parameters 12
5	Package mechanical data 14
6	Part numbering
7 005	Revision history



# List of tables

Table 1. Table 2. Table 3. Table 4. Table 5. Table 6. Table 7. Table 8. Table 9. Table 10.	Signal names6Power down/up AC characteristics10Absolute maximum ratings11DC and AC measurement conditions12Capacitance12DC characteristics13SOH28 – 28-lead plastic small outline, battery SNAPHAT, pack. mech. data154-pin SNAPHAT housing for 48 mAh battery, package mechanical data164-pin SNAPHAT housing for 120 mAh battery, package mechanical data17Ordering information scheme18
Table 11. Table 12.	Battery table
	Signal names 6   Power down/up AC characteristics 10   Absolute maximum ratings 11   DC and AC measurement conditions 12   Capacitance 12   DC characteristics 13   SOH28 - 28-lead plastic small outline, battery SNAPHAT, pack mech. data 15   4-pin SNAPHAT housing for 48 mAh battery, package mechanical data 16   4-pin SNAPHAT housing for 120 mAh battery, package mechanical data 17   Ordering information scheme 18   Battery table 18   Document revision history 19
Obsu	



# List of figures

Logic diagram 5   SOIC28 connections 6   Hardware hookup 7   Power-down timing 9
Power-up timing 9   Supply voltage protection 10   AC testing load circuit 12   SOH28 – 28-lead plastic small outline, 4-socket battery SNAPHAT, package outline 15   4-pin SNAPHAT housing for 48 mAh battery, package outline 16
4-pin SNAPHAT housing for 120 mAh battery, package outline
Obsolete .
Product(S)
Logic diagram



# 1 Description

The M40Z111/W NVRAM supervisor is a self-contained device which converts a standard low-power SRAM into a non-volatile memory.

A precision voltage reference and comparator monitors the  $V_{\mbox{CC}}$  input for an out-of-tolerance condition.

When an invalid V<sub>CC</sub> condition occurs, the conditioned chip enable ( $\overline{E}_{CON}$ ) output is forced inactive to write-protect the stored data in the SRAM.

During a power failure, the SRAM is switched from the  $V_{CC}$  pin to the lithium cell within the SNAPHAT<sup>®</sup> to provide the energy required for data retention. On a subsequent power-up, the SRAM remains write protected until a valid power condition returns.

The 28-pin, 330 mil SOIC provides sockets with gold plated contacts at both ends for direct connection to a separate SNAPHAT housing containing the battery. The unique design allows the SNAPHAT battery package to be mounted on top of the SOC package after the completion of the surface mount process.

Insertion of the SNAPHAT housing after reflow prevents poten "al battery damage due to the high temperatures required for device surface-mounting. Trans SNAPHAT housing is keyed to prevent reverse insertion.

The SOIC and battery packages are shipped separately in plastic anti-static tubes or in tape & reel form. For the 28-lead SOIC, the battery package (e.g., SNAPHAT) part number is "M4Z28-BR00SH1" (SNAPHAT housing in: 48 mAh battery) or "M4Z32-BR00SH1" (SNAPHAT housing for 120 mAh battery).





Figure 1. Logic diagram



THS	Threshold select input			
E Chip enable input				
<b>E</b> <sub>CON</sub>	Conditioned chip enable output			
V <sub>OUT</sub>	Supply voltage output			
V <sub>CC</sub>	Supply voltage			
V <sub>SS</sub>	Ground			
NC	Not connected internally			




## Figure 2. SOIC28 connections





### M40Z111, M40Z111W

## Figure 3. Hardware hookup





## 2 Operation

The M40Z111/W, as shown in *Figure 3 on page 7*, can control up to two standard low-power SRAMs. These SRAMs must be configured to have the chip enable input disable all other input signals. Most slow, low-power SRAMs are configured like this, however many fast SRAMs are not. During normal operating conditions, the conditioned chip enable ( $\overline{E}_{CON}$ ) output pin follows the chip enable ( $\overline{E}$ ) input pin with timing shown in *Table 2 on page 10*. An internal switch connects V<sub>CC</sub> to V<sub>OUT</sub>. This switch has a voltage drop of less than 0.3 V (I<sub>OUT1</sub>).

When V<sub>CC</sub> degrades during a power failure,  $\overline{E}_{CON}$  is forced inactive independent of  $\overline{E}$ . In this situation, the SRAM is unconditionally write protected as V<sub>CC</sub> falls below an out-of-tolerance threshold (V<sub>PFD</sub>). The power fail detection value associated with V<sub>PFD</sub> is selected by tr.e THS pin and is shown in *Table 6 on page 13*.

Note: The THS pin must be connected to either  $V_{SS}$  or  $V_{OUT}$ .

If chip enable access is in progress during a power fail detection, that memory cycle continues to completion before the memory is write protected. If the memory cycle is not terminated within time  $t_{WP} \overline{E}_{CON}$  is unconditionally driven high, write protecting the SRAM.

A power failure during a write cycle may corrupt data at 'hos currently addressed location, but does not jeopardize the rest of the SRAM's contents. At voltages below  $V_{PFD}$  (min), the user can be assured the memory will be write protec eq provided the  $V_{CC}$  fall time exceeds  $t_F$ 

As V<sub>CC</sub> continues to degrade, the internal switch disconnects V<sub>CC</sub> and connects the internal battery to V<sub>OUT</sub>. This occurs at the switch over voltage (V<sub>SO</sub>). Below the V<sub>SO</sub>, the battery provides a voltage V<sub>OHB</sub> to the SRAM and can supply current I<sub>OUT2</sub> (see *Table 6 on page 13*). When V<sub>CC</sub> rises above V<sub>SO</sub>, V<sub>OUT</sub> is switched back to the supply voltage. Output  $\overline{E}_{CON}$  is held inactive for t<sub>ER</sub> (20C ms maximum) after the power supply has reached V<sub>PFD</sub>, independent of the  $\overline{E}$  input, to allow for processor stabilization (see *Figure 5 on page 9*).

## 2.1 Data retention lifetime calculation


Most low power SRAMs on the market today can be used with the M40Z111/W NVRAM SUPERVISOR. There are, however some criteria which should be used in making the final choice of which SRAM to use. The SRAM must be designed in a way where the chip enable input disables all other inputs to the SRAM. This allows inputs to the M40Z111/W and SRAMs to be "Don't Care" once  $V_{CC}$  falls below  $V_{PFD}$  (min). The SRAM should also guarantee data retention down to  $V_{CC} = 2.0$  V. The chip enable access time must be sufficient to meet the system needs with the chip enable propagation delays included. If the SRAM includes a second chip enable pin (E2), this pin should be tied to  $V_{OUT}$ . If data retention lifetime is a critical parameter for the system, it is important to review the data retention current specifications for the particular SRAMs being evaluated. Most SRAMs specify a data retention current at 3.0 V.

Manufacturers generally specify a typical condition for room temperature along with a worst case condition (generally at elevated temperatures). The system level requirements will determine the choice of which value to use. The data retention current value of the SRAMs can then be added to the  $I_{CCDR}$  value of the M40Z111/W to determine the total current requirements for data retention.




The available battery capacity for the SNAPHAT<sup>®</sup> of your choice can then be divided by this current to determine the amount of data retention available (see *Table 11 on page 18*). For more information on battery storage life refer to the application note AN1012.











Symbol	Parameter <sup>(1)</sup>		Min	Max	Unit	
t <sub>F</sub> <sup>(2)</sup>	$V_{PFD}$ (max) to $V_{PFD}$ (min) $V_{CC}$ fall time	300		μs		
t <sub>FB</sub> <sup>(3)</sup>	$V_{PFD}$ (min) to $V_{SS} V_{CC}$ fall time		10		μs	
t <sub>R</sub>	$V_{PFD}$ (min) to $V_{PFD}$ (max) $V_{CC}$ rise time		10		μs	
t <sub>RB</sub>	$V_{SS}$ to $V_{PFD}$ (min) $V_{CC}$ rise time	1		μs		
t <sub>EDL</sub>	Chip enable propagation delay	M40Z111		15	ns	
		M40Z111W		20	ns	
+	t Chin angle proposition dolor			10	ns	
t <sub>EDH</sub>	Chip enable propagation delay	M40Z111W		20	ns	
t <sub>ER</sub> <sup>(4)</sup>	Chip enable recovery	40	200	n's		
t <sub>WPT</sub>	Write protect time	M40Z111	40	150	μs	
		M40Z111W	40	2'50	μs	

Table 2.Power down/up AC characteristics

1. Valid for ambient operating temperature:  $T_A = -40$  to 85 °C;  $V_{CC} = 4.5$  to 5.5 V or 2 7 to 3.6 V (except where noted).

2.  $V_{PFD}$  (max) to  $V_{PFD}$  (min) fall time of less than  $t_F$  may result in deselectio. write protection not occurring until 200 µs after  $V_{CC}$  passes  $V_{PFD}$  (min).

3.  $V_{PFD}$  (min) to  $V_{SS}$  fall time of less than  $t_{FB}$  may cause corruption of haM data.

4. t<sub>ER</sub> (min) = 20 ms for industrial temperature range - gradus tevice.

## 2.2 V<sub>CC</sub> noise and negative going transients

 $I_{CC}$  transients, including those produced by output switching, can produce voltage fluctuations, resulting in spikes on the V<sub>CC</sub> bus. These transients can be reduced if capacitors are used to store energy which stabilizes the V<sub>CC</sub> bus. The energy stored in the bypass capacitors will be released as low going spikes are generated or energy will be absorbed when overshoots occur. A ceramic bypass capacitor value of 0.1 µF (as shown in *Figure F*) is recommended in order to provide the needed filtering.

In addition to transients that are caused by normal SRAM operation, power cycling can the relate negative voltage spikes on V<sub>CC</sub> that drive it to values below V<sub>SS</sub> by as much as one volt. These negative spikes can cause data corruption in the SRAM while in battery backup mode. To protect from these voltage spikes, STMicroelectronics recommends connecting a Schottky diode from V<sub>CC</sub> to V<sub>SS</sub> (cathode connected to V<sub>CC</sub>, anode to V<sub>SS</sub>). Schottky diode 1N5817 is recommended for through hole and MBRS120T3 is recommended for surface mount.




Figure 6. Supply voltage protection

10/20



# 3 Maximum ratings

Stressing the device above the rating listed in the absolute maximum ratings table may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Symbol	Parameter	Value	Unit	
T <sub>A</sub>	Ambient operating temperature Grade 6		-40 to 85	°C
т	Storage temperature ()/ off)	SNAPHAT <sup>®</sup>	-40 to 85	S₀C
T <sub>STG</sub>	Storage temperature (V <sub>CC</sub> off)	SOIC	-55 to 125	<u>°C</u>
T <sub>SLD</sub> <sup>(1)</sup>	Lead solder temperature for 10 second	2.0	°C	
V <sub>IO</sub>	Input or output voltages	$-0.3 \text{ tr}$ $v'_{CC}$ +0.3	V	
V	Supply voltage	M40Z111	-0.3 to 7.0	V
V <sub>CC</sub>		M40Z111.V	-0.3 to 4.6	V
Ι <sub>Ο</sub>	Output current	16,	20	mA
PD	Power dissipation	1	W	

Table 3.	Absolute	maximum	ratings
----------	----------	---------	---------

1. For SO package, lead-free (Pb-free) lead finich: eflow at peak temperature of 260 °C (the time above 255 °C must not exceed 30 seconds).

**Caution:** Negative undershoots below –0.3 <sup>V</sup> are not allowed on any pin while in the battery backup mode.

Caution: Do NOT wave solder SOIC to avoid damaging SNAPHAT sockets.



#### **DC and AC parameters** 4

This section summarizes the operating and measurement conditions, as well as the DC and AC characteristics of the device. The parameters in the following DC and AC characteristic tables are derived from tests performed under the measurement conditions listed in Table 4: DC and AC measurement conditions. Designers should check that the operating conditions in their projects match the measurement conditions when using the quoted parameters.


Parameter	M40Z111	M40Z111W			
V <sub>CC</sub> supply voltage	4.5 to 5.5 V	2.7 to 3.6 V			
Ambient operating temperature	–40 to 85 °C	-40 to 85 °€			
Load capacitance (CL)	100 pF	50 pF			
Input rise and fall times	≤ 5 ns	≤ 5 ns			
Input pulse voltages	0 to 3 V	0 to 3 V			
Input and output timing ref. voltages	1.5 V	1.5 V			

#### Table 4. **DC and AC measurement conditions**

Note:

Note that Output Hi-Z is defined as the point where date is no longer driven.

#### AC testing load circuit Figure 7.



1. 50 pF for M40Z111W.

#### Table 5. Capacitance

Symbol	Parameter <sup>(1)(2)</sup>	Min	Max	Unit
C <sub>IN</sub>	Input capacitance	-	8	pF
C <sub>OUT</sub> <sup>(3)</sup>	Output capacitance	-	10	pF

Effective capacitance measured with power supply at 5 V (M40Z111) or 3.3 V (M40Z111W); sampled only, 1. not 100% tested.

- 2. At 25 °C, f = 1 MHz.
- 3. Outputs deselected



C	Devenedar	Test condition(1)	M40Z111			M40Z111W			Unit
Sym	Parameter	Test condition <sup>(1)</sup>	Min	Тур	Max	Min	Тур	Max	Unit
I <sub>CC</sub>	Supply current	Outputs open		3	6		2	4	mA
I <sub>CCDR</sub>	Data retention mode current				150			150	nA
ILI	Input leakage current	$0 \ V \leq V_{IN} \leq V_{CC}$			±1			±1	μA
I <sub>LO</sub> <sup>(2)</sup>	Output leakage current	$0 \text{ V} \leq \text{V}_{OUT} \leq \text{V}_{CC}$			±1			±1	μA
1.	V <sub>OUT</sub> current (active)	$V_{OUT} > V_{CC} - 0.3$			160			100	mA
I <sub>OUT1</sub>	VOUT current (active)	$V_{OUT} > V_{CC} - 0.2$			100			65	mA
I <sub>OUT2</sub>	V <sub>OUT</sub> current (battery backup)	$V_{OUT} > V_{BAT} - 0.3$		100			100	19	μA
V <sub>BAT</sub>	Battery voltage		2.0	3.0	3.5	2.0	3.0	3.5	V
V <sub>IH</sub>	Input high voltage		2.2		V <sub>CC</sub> + 0.3	2.0	90	·√ <sub>CC</sub> + 0.3	V
V <sub>IL</sub>	Input low voltage		-0.3		0.8	-0 0	RO	0.8	V
V <sub>OH</sub>	Output high voltage	I <sub>OH</sub> = -2.0 mA	2.4			2.4			V
V <sub>OHB</sub>	V <sub>OH</sub> battery backup	I <sub>OUT2</sub> = -1.0 μA	2.0	2.9	3.6	2.0	2.9	3.6	V
V <sub>OL</sub>	Output low voltage	I <sub>OL</sub> = 4.0 mA			(4			0.4	V
THS	Threshold select voltage		V <sub>SS</sub>	C	VOUT	$V_{\text{SS}}$		V <sub>OUT</sub>	V
V	Power-fail deselect voltage (THS = V <sub>SS</sub> )		<u>+.5</u> 0	1_30	4.75	2.80	2.90	3.00	v
V <sub>PFD</sub>	Power-fail deselect voltage (THS = V <sub>OUT</sub> )	16	4.20	4.35	4.50	2.50	2.60	2.70	V
$V_{SO}$	Battery back-up switchover voltage	, cil		3.0			V <sub>PFD</sub> – 100 mV		V

## Table 6. DC characteristics

1. Valid for ambient operating temperature:  $T_A = -40$  to 85 °C;  $V_{CC} = 4.5$  to 5.5 V or 2.7 to 3.6 V (except where noted).

2. Outputs deselected.



# 5 Package mechanical data

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK<sup>®</sup> packages, depending on their level of environmental compliance. ECOPACK<sup>®</sup> specifications, grade definitions and product status are available at: *www.st.com*. ECOPACK<sup>®</sup> is an ST trademark.


14/20

Doc ID 5676 Rev 5

obsolete Product(s). Obsolete Product(s)



# Figure 8. SOH28 – 28-lead plastic small outline, 4-socket battery SNAPHAT, package outline



Note: Drawing is not to scale.

## Table 7. SOH28 – 28-lead plastic small outline, battery SNAPHAT, pack. mech. data

	Symbol	mm		10	inches		
	Symbol	Тур	Min	Max	Тур	Min	Мах
	А		(	2.05			0.120
	A1		0.05	0.36		0.002	0.014
	A2		2.34	2.69		0.092	0.106
	В		0.36	0.51		0.014	0.020
	С	110	0.15	0.32		0.006	0.012
	D	0	17.71	18.49		0.697	0.728
			8.23	8.89		0.324	0.350
	е	1.27	-	-	0.050	-	-
10	eB		3.20	3.61		0.126	0.142
501	н		11.51	12.70		0.453	0.500
05	L		0.41	1.27		0.016	0.050
U.	а		0°	8°		0°	8°
	Ν		28			28	
	CP			0.10			0.004






Figure 9. 4-pin SNAPHAT housing for 48 mAh battery, package outline

Note: Drawing is not to scale.

Table 8.	4-pin SNAPHAT housing for 48 mAh battery, package mechanical data
----------	---

	Cumhal	mm			S	inches		
	Symbol		Min	N'Sa	Тур	Min	Мах	
	А		(	<u>э</u> .78			0.385	
	A1		6.73	7.24		0.265	0.285	
	A2		6.48	6.99		0.255	0.275	
	A3	Č		0.38			0.015	
	В		0.46	0.56		0.018	0.022	
	D	20	21.21	21.84		0.835	0.860	
			14.22	14.99		0.560	0.590	
	eA		15.55	15.95		0.612	0.628	
10	еВ		3.20	3.61		0.126	0.142	
$O _{\mathcal{E}}$	Ĺ		2.03	2.29		0.080	0.090	
010501								

16/20






Figure 10. 4-pin SNAPHAT housing for 120 mAh battery, package outline

Note:


Drawing is not to scale.

Table 9.	4-pin SNAPHAT housing for 120 mAh batery, package mechanical data
----------	---

		mm			inches		
	Symbol	Тур	Min	N:SA	Тур	Min	Max
	Α			i0.54			0.415
	A1		8.00	8.51		0.315	0.335
	A2		7.24	8.00		0.285	0.315
	A3	Ċ	<u> </u>	0.38			0.015
	В	7170	0.46	0.56		0.018	0.022
	D	70	21.21	21.84		0.835	0.860
	0		17.27	18.03		0.680	0.710
	eA		15.55	15.95		0.612	0.628
10	eB		3.20	3.61		0.126	0.142
cold	L		2.03	2.29		0.080	0.090
y05°							



# 6 Part numbering



E = Leac'-free ECOPACK<sup>®</sup> package, tubes

r = Lead-free ECOPACK<sup>®</sup> package, tape & reel

- 1. Not recommended for new design. Contact local ST sales office for availability.
- The SOIC package (SOH28) requires the battery package (SNAPHAT<sup>®</sup>) which is ordered separately under the part number "M4ZXX-BR00SHX" in plastic tubes or "M4ZXX-BR00SHXTR" in tape & reel form.

Caution:

Do not place the SNAPHAT battery package "M4ZXX-BR00SH" in conductive foam as this will drain the lithium button-cell battery.

For a list of available options (e.g., speed, package) or for further information on any aspect of this device, please contact the ST sales office nearest to you.

### Table 11. Battery table

Part number	Description	Package
M4Z28-BR00SH1	SNAPHAT housing for 48 mAh battery	SH
M4Z32-BR00SH1	SNAPHAT housing for 120 mAh battery	SH

18/20



# 7 Revision history

Table 12.	<b>Document revision</b>	history
-----------	--------------------------	---------

	Date	Revision	Changes
	Sep-2000	1	First Draft Issue
	14-Sep-2001	2	Reformatted, TOC added, changed DC Characteristics ( <i>Table 6</i> ); changed battery, ind. temperature information ( <i>Table 3, 2, 10, 11</i> , <i>Figure 9, 10</i> ); Corrected SOIC label ( <i>Figure 2</i> ); added E2 to Hookup ( <i>Figure 3</i> )
	13-May-2002	3	Modify reflow time and temperature footnote (Table 3)
	12-Nov-2007	4	Reformatted document; added lead-free second level interconnect information to cover page and <i>Section 5: Package mecharicai c ata</i> ; updated <i>Figure 5, Table 3, 10, 11.</i>
	15-Dec-2010	5	Devices are not recommended for new design, unclate a document status and <i>Table 10</i> ; updated footnote in <i>Table C</i> updated ECOPACK <sup>®</sup> text in <i>Section 5: Package mechanical da a</i> ; reformatted document.
obsole	tepto	duct	St. Coosolete



### Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidia. ec (ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and ser ice's doscribed herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and solvices described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property tion to s granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a licer seigrant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a tria ranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein or considered as a tria ranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained to the trian to the trian the trian the trian trian the trian tri

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR BALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOP A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN VIRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PROD JC S OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PF OP ENTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of S. p of ucts with provisions different from the statements and/or technical features set forth in this document shall immediately void any war any granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability, or ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2010 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

20/20

