NCV1009

2.5 Volt Reference

The NCV1009 is a precision trimmed 2.5 V \pm 5.0 mV shunt regulator diode. The low dynamic impedance and wide operating current range enhances its versatility. The tight reference tolerance is achieved by on-chip trimming which minimizes voltage tolerance and temperature drift.

A third terminal allows the reference voltage to be adjusted $\pm 5.0\%$ to calibrate out system errors. In many applications, the NCV1009Z can be used as a pin-to-pin replacement of the LT1009CZ and the LM136Z-2.5 with the external trim network eliminated.

Features

- 0.2% Initial Tolerance Max.
- Guaranteed Temperature Stability
- Maximum 0.6 Ω Dynamic Impedance
- Wide Operating Current Range
- Directly Interchangeable with LT1009 and LM136 for Improved Performance
- No Adjustments Needed for Minimum Temperature Coefficient
- Meets Mil Std 883C ESD Requirements
- Extended Operating Temperature Range for Use in Automotive Applications
- NCV Prefix, for Automotive and Other Applications Requiring Site and Change Control
- Pb–Free Packages are Available



If the external trim resistor is not used, the "ADJ. PIN" should be left floating. The 10k trim potentiometer does not effect the temperature coefficient of the device.

Figure 1. Application Diagram



ON Semiconductor®

http://onsemi.com



(Note: Microdot may be in either location)



ORDERING INFORMATION

Device	Package	Shipping
NCV1009D	SOIC-8	95 Units/Rail
NCV1009DR2	SOIC-8	2500 Tape & Reel
NCV1009DR2G	SOIC-8 (Pb-Free)	2500 Tape & Reel
NCV1009Z	TO-92	2000 Units/Rail
NCV1009ZG	TO–92 (Pb–Free)	2000 Tape & Reel

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

[©] Semiconductor Components Industries, LLC, 2006 February, 2006 – Rev. 9

NCV1009





MAXIMUM RATINGS*

Rating	۱ ۱	/alue	Unit
Reverse Current		20	mA
Forward		10	mA
$\begin{array}{l} \mbox{Package Thermal Resistance, SOIC-8:} \\ \mbox{Junction-to-Case, } R_{\theta JC} \\ \mbox{Junction-to-Ambient, } R_{\theta JA} \\ \mbox{Package Thermal Resistance, TO-92:} \\ \mbox{Junction-to-Case, } R_{\theta JC} \\ \mbox{Junction-to-Ambient, } R_{\theta JA} \end{array}$		45 165 – 170	°C/W °C/W °C/W
Operating Temperature Range	-40	to +125	°C
Storage Temperature Range	-65	to +150	°C
Lead Temperature Soldering: Wave Solder (through hole styles only) (Not Reflow: (SMD styles only) (Notes 2	e 1) 26 2, 3) 24	0 peak 0 peak	°C ℃

Maximum ratings are those values beyond which device damage can occur. Maximum ratings applied to the device are individual stress limit values (not normal operating conditions) and are not valid simultaneously. If these limits are exceeded, device functional operation is not implied, damage may occur and reliability may be affected. *The maximum package power dissipation must be observed.

1. 10 second maximum

2. 60 second maximum above 183°C.

3. $-5^{\circ}C / +0^{\circ}C$ allowable conditions.

ELECTRICAL CHARACTERISTICS ($T_A = 25^{\circ}C$ unless otherwise specified.)

Characteristic	Test Conditions	Min	Тур	Max	Unit
Reverse Breakdown Voltage	I _R = 1.0 mA	2.492	2.500	2.508	V
Reverse Breakdown Voltage	$-40^\circ C \le T_A \le 125^\circ C$	2.480	2.500	2.508	V
Reverse Breakdown Voltage Change with Current	400 μ A \leq I _R \leq 10 mA (Note 4)		2.6 3.0	5.0 6.0	mV mV
Reverse Dynamic Impedance	I _R = 1.0 mA (Note 4)		0.2 0.4	1.0 1.4	Ω Ω
Temperature Stability Average Temperature Coefficient	$\begin{array}{l} 0^{\circ}C \leq T_{A} \leq 70^{\circ}C, \mbox{ (Note 5)} \\ 0^{\circ}C \leq T_{A} \leq 70^{\circ}C, \mbox{ (Note 5)} \end{array}$		1.8 15	-	mV ppm/°C
Long Term Stabilty	$T_A = 25^{\circ}C \pm 0.1 \text{ C}, I_R = 1.0 \text{ mA}$	-	20	_	ppm/kHr

4. Denotes the specifications which apply over full operating temperature range.

5. Average temperature coefficient is defined as the total voltage change divided by the specified temperature range.

NCV1009

TYPICAL PERFORMANCE CHARACTERISTICS



MECHANICAL CASE OUTLINE PACKAGE DIMENSIONS

ON Semiconductor®





STYLES ON PAGE 2

DOCUMENT NUMBER:	98ASB42022B	Electronic versions are uncontrolled except when	
STATUS:	ON SEMICONDUCTOR STANDARD	accessed directly from the Document Repository. Printe versions are uncontrolled except when stamped	
NEW STANDARD:		"CONTROLLED COPY" in red.	
DESCRIPTION:	TO-92 (TO-226)	PAGE 1 OF 3	

TO-92 (TO-226) CASE 29-11 ISSUE AM

DATE 09 MAR 2007

STYLE PIN	1: 1. 2. 3.	EMITTER BASE COLLECTOR
STYLE PIN	6: 1. 2. 3.	GATE SOURCE & SUBSTRATE DRAIN
STYLE PIN	11: 1. 2. 3.	ANODE CATHODE & ANODE CATHODE
STYLE PIN	16: 1. 2. 3.	ANODE GATE CATHODE
STYLE PIN	21: 1. 2. 3.	COLLECTOR EMITTER BASE
STYLE PIN	26: 1. 2. 3.	V _{CC} GROUND 2 OUTPUT
Style Pin	31: 1. 2. 3.	GATE DRAIN SOURCE

STYLE 2: PIN 1. 2. 3.	BASE EMITTER COLLECTOR
STYLE 7: PIN 1. 2. 3.	SOURCE DRAIN GATE
STYLE 12: PIN 1. 2. 3.	MAIN TERMINAL 1 Gate Main Terminal 2
STYLE 17: PIN 1. 2. 3.	COLLECTOR BASE EMITTER
STYLE 22: PIN 1. 2. 3.	SOURCE GATE DRAIN
STYLE 27: PIN 1. 2. 3.	MT SUBSTRATE MT
STYLE 32: PIN 1. 2. 3.	BASE COLLECTOR EMITTER

STYLE 3: PIN 1. 2. 3.	ANODE ANODE CATHODE
STYLE 8: PIN 1. 2. 3.	DRAIN Gate Source & Substrate
STYLE 13	8:
PIN 1.	ANODE 1
2.	GATE
3.	CATHODE 2
STYLE 18	8:
PIN 1.	ANODE
2.	CATHODE
3.	NOT CONNECTED
STYLE 23	8:
PIN 1.	GATE
2.	SOURCE
3.	DRAIN
STYLE 28	3:
PIN 1.	CATHODE
2.	ANODE
3.	GATE
STYLE 33	B:
PIN 1.	RETURN
2.	INPUT
3.	OUTPUT

Style Pin	4: 1. 2. 3.	CATHODE CATHODE ANODE
Style Pin	9: 1. 2. 3.	BASE 1 EMITTER BASE 2
Style Pin	14: 1. 2. 3.	EMITTER COLLECTOR BASE
STYLE PIN	19: 1. 2. 3.	GATE ANODE CATHODE
STYLE PIN	24: 1. 2. 3.	EMITTER COLLECTOR/ANODE CATHODE
STYLE PIN	29: 1. 2. 3.	NOT CONNECTED ANODE CATHODE
style Pin	34: 1. 2. 3.	INPUT GROUND LOGIC

STYLE 5: PIN 1. DRAIN 2. SOURCE 3. GATE STYLE 10: PIN 1. CATHODE 2. GATE 3. ANODE STYLE 15: PIN 1. ANODE 1 2. CATHODE 3. ANODE 2 STYLE 20: PIN 1. NOT CONNECTED 2. CATHODE 3. ANODE STYLE 25: PIN 1. MT 1 2. GATE 3. MT 2 STYLE 30: PIN 1. DRAIN 2. GATE 3. SOURCE STYLE 35: PIN 1. GATE 2. COLLECTOR 3. EMITTER

DOCUMENT NUMBER:	98ASB42022B	Electronic versions are uncontrolled except v accessed directly from the Document Repository. F versions are uncontrolled except when stamp	ed except when
STATUS:	ON SEMICONDUCTOR STANDARD		Repository. Printed when stamped
NEW STANDARD:		"CONTROLLED COPY" in red.	
DESCRIPTION:	TO-92 (TO-226)		PAGE 2 OF 3



ON Semiconductor®

DOCUMENT NUMBER: 98ASB42022B

PAGE 3 OF 3

ISSUE	REVISION	DATE
AM	ADDED BENT-LEAD TAPE & REEL VERSION. REQ. BY J. SUPINA.	09 MAR 2007

ON Semiconductor and images are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other application in which the BSCILLC product care a sustain life, or for any other application in which the BSCILLC product care a sustain life, or for any other application in which the BSCILLC product care a sisting out of, directly or indirectly, any claim of personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death applicatible with such unintended or unauthorized use payres that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunit/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

© Semiconductor Components Industries, LLC, 2007 March, 2007 – Rev. 11AM

onsemí



*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

STYLES ON PAGE 2

DOCUMENT NUMBER:	98ASB42564B	Electronic versions are uncontrolled except when accessed directly from Printed versions are uncontrolled except when stamped "CONTROLLED 0	the Document Repository. COPY" in red.
DESCRIPTION:	SOIC-8 NB		PAGE 1 OF 2
onsemi and ONSEMi are trademai the right to make changes without furth purpose, nor does onsemi assume an special, consequential or incidental da	rks of Semiconductor Components Industries, rer notice to any products herein. onsemi make ny liability arising out of the application or use amages. onsemi does not convey any license	LLC dba onsemi or its subsidiaries in the United States and/or other cour es no warranty, representation or guarantee regarding the suitability of its pr of any product or circuit, and specifically disclaims any and all liability, inc e under its patent rights nor the rights of others.	tries. onsemi reserves oducts for any particular Juding without limitation

SOIC-8 NB CASE 751-07 **ISSUE AK**

ŝ

ę

ŝ

S

STYLE 1: PIN 1. EMITTER COLLECTOR 2. COLLECTOR З. 4. EMITTER EMITTER 5. BASE 6. 7 BASE 8. EMITTER STYLE 5: PIN 1. DRAIN 2. DRAIN З. DRAIN DRAIN 4. GATE 5. 6. GATE SOURCE 7. 8. SOURCE STYLE 9: PIN 1. EMITTER, COMMON COLLECTOR, DIE #1 COLLECTOR, DIE #2 2. З. EMITTER, COMMON 4. 5. EMITTER, COMMON 6 BASE, DIE #2 BASE, DIE #1 7. 8. EMITTER, COMMON STYLE 13: PIN 1. N.C. 2. SOURCE 3 GATE 4. 5. DRAIN 6. DRAIN DRAIN 7. 8. DRAIN STYLE 17: PIN 1. VCC 2. V2OUT V10UT З. TXE 4. 5. RXE 6. VFF 7. GND 8. ACC STYLE 21: PIN 1. CATHODE 1 2. CATHODE 2 3 CATHODE 3 CATHODE 4 4. 5. CATHODE 5 6. COMMON ANODE COMMON ANODE 7. 8. CATHODE 6 STYLE 25: PIN 1. VIN 2 N/C З. REXT 4. GND 5. IOUT 6. IOUT IOUT 7. 8. IOUT STYLE 29: BASE, DIE #1 PIN 1. EMITTER, #1 BASE, #2 2. З. EMITTER, #2 4. 5 COLLECTOR, #2 COLLECTOR, #2

STYLE 2: PIN 1. COLLECTOR, DIE, #1 2. COLLECTOR, #1 COLLECTOR, #2 3. 4 COLLECTOR, #2 BASE, #2 5. EMITTER, #2 6. 7 BASE #1 EMITTER, #1 8. STYLE 6: PIN 1. SOURCE 2. DRAIN 3. DRAIN SOURCE 4. SOURCE 5. 6. GATE GATE 7. 8. SOURCE STYLE 10: GROUND PIN 1. BIAS 1 OUTPUT 2. З. GROUND 4. 5. GROUND 6. BIAS 2 INPUT 7. 8. GROUND STYLE 14: PIN 1. N-SOURCE 2. N-GATE P-SOURCE 3 P-GATE 4. 5. P-DRAIN 6. P-DRAIN N-DRAIN 7. N-DRAIN 8. STYLE 18: PIN 1. ANODE 2. ANODE SOURCE 3. GATE 4. 5. DRAIN 6 DRAIN CATHODE 7. CATHODE 8. STYLE 22: PIN 1. I/O LINE 1 2. COMMON CATHODE/VCC COMMON CATHODE/VCC з I/O LINE 3 4. 5. COMMON ANODE/GND 6. I/O LINE 4 7. I/O LINE 5 COMMON ANODE/GND 8. STYLE 26: PIN 1. GND 2 dv/dt ENABLE З. 4. ILIMIT 5. SOURCE SOURCE 6. SOURCE 7. 8. VCC STYLE 30: PIN 1. DRAIN 1 2. DRAIN 1 GATE 2 З. SOURCE 2 4. SOURCE 1/DRAIN 2 SOURCE 1/DRAIN 2 5. 6.

STYLE 3	:
PIN 1. 2. 3. 4. 5. 6. 7.	DRAIN, DIE #1 DRAIN, #1 DRAIN, #2 DRAIN, #2 GATE, #2 SOURCE, #2 GATE, #1
8.	SOURCE, #1
STYLE 7 PIN 1. 2. 3. 4. 5. 6. 7. 8.	INPUT EXTERNAL BYPASS THIRD STAGE SOURCE GROUND DRAIN GATE 3 SECOND STAGE Vd FIRST STAGE Vd
STYLE 1 [°] PIN 1. 2. 3. 4. 5. 6. 7. 8.	I: SOURCE 1 GATE 1 SOURCE 2 GATE 2 DRAIN 2 DRAIN 2 DRAIN 1 DRAIN 1
TYLE 15 PIN 1. 2. 3. 4. 5. 6. 7. 8.	5: ANODE 1 ANODE 1 ANODE 1 CATHODE, COMMON CATHODE, COMMON CATHODE, COMMON CATHODE, COMMON
STYLE 1 PIN 1. 2. 3. 4. 5. 6. 7. 8.	9: GATE 1 SOURCE 2 GATE 2 DRAIN 2 MIRROR 2 DRAIN 1 MIRROR 1
STYLE 2 PIN 1. 2. 3. 4. 5. 6. 7. 8.	3: LINE 1 IN COMMON ANODE/GND COMMON ANODE/GND LINE 2 IN LINE 2 OUT COMMON ANODE/GND COMMON ANODE/GND LINE 1 OUT
STYLE PIN 1 2 3 4 5 6 7 8	27: ILIMIT OVLO UVLO INPUT+ SOURCE SOURCE SOURCE DRAIN

DATE 16 FEB 2011

STYLE 4: PIN 1. 2. ANODE ANODE ANODE З. 4. ANODE ANODE 5. 6. ANODE 7 ANODE COMMON CATHODE 8. STYLE 8: PIN 1. COLLECTOR, DIE #1 2. BASE, #1 BASE #2 3. COLLECTOR, #2 4. COLLECTOR, #2 5. 6. EMITTER, #2 EMITTER, #1 7. 8. COLLECTOR, #1 STYLE 12: PIN 1. SOURCE SOURCE 2. 3. GATE 4. 5. DRAIN 6. DRAIN DRAIN 7. 8. DRAIN STYLE 16: PIN 1. EMITTER, DIE #1 2. BASE, DIE #1 EMITTER, DIE #2 3 BASE, DIE #2 4. 5. COLLECTOR, DIE #2 6. COLLECTOR, DIE #2 COLLECTOR, DIE #1 7. COLLECTOR, DIE #1 8. STYLE 20: PIN 1. SOURCE (N) GATE (N) SOURCE (P) 2. 3. 4. GATE (P) 5. DRAIN 6. DRAIN DRAIN 7. 8. DRAIN STYLE 24: PIN 1. BASE 2. EMITTER COLLECTOR/ANODE 3 COLLECTOR/ANODE 4. 5. CATHODE 6. CATHODE COLLECTOR/ANODE 7. 8. COLLECTOR/ANODE STYLE 28: PIN 1. SW_TO_GND 2. DASIC_OFF 3. DASIC_SW_DET 4. GND 5. 6. V MON VBULK 7. VBULK 8 VIN

DOCUMENT NUMBER:	98ASB42564B	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	SOIC-8 NB		PAGE 2 OF 2
onsemi and ONSEMI. are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves			

SOURCE 1/DRAIN 2

7.

8 GATE 1

the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particula purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

6.

7.

8.

COLLECTOR, #1

COLLECTOR, #1

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and calcular performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

TECHNICAL SUPPORT

onsemi Website: www.onsemi.com

Email Requests to: orderlit@onsemi.com

North American Technical Support: Voice Mail: 1 800-282-9855 Toll Free USA/Canada Phone: 011 421 33 790 2910

Europe, Middle East and Africa Technical Support: Phone: 00421 33 790 2910 For additional information, please contact your local Sales Representative

٥