## NCV1009

### 2.5 Volt Reference

The NCV1009 is a precision trimmed $2.5 \mathrm{~V} \pm 5.0 \mathrm{mV}$ shunt regulator diode. The low dynamic impedance and wide operating current range enhances its versatility. The tight reference tolerance is achieved by on-chip trimming which minimizes voltage tolerance and temperature drift.

A third terminal allows the reference voltage to be adjusted $\pm 5.0 \%$ to calibrate out system errors. In many applications, the NCV1009Z can be used as a pin-to-pin replacement of the LT1009CZ and the LM136Z-2.5 with the external trim network eliminated.

## Features

- $0.2 \%$ Initial Tolerance Max.
- Guaranteed Temperature Stability
- Maximum 0.6 $\Omega$ Dynamic Impedance
- Wide Operating Current Range
- Directly Interchangeable with LT1009 and LM136 for Improved Performance
- No Adjustments Needed for Minimum Temperature Coefficient
- Meets Mil Std 883C ESD Requirements
- Extended Operating Temperature Range for Use in Automotive Applications
- NCV Prefix, for Automotive and Other Applications Requiring Site and Change Control
- Pb-Free Packages are Available


If the external trim resistor is not used, the "ADJ. PIN" should be left floating. The 10 k trim potentiometer does not effect the temperature coefficient of the device.

Figure 1. Application Diagram

## ON Semiconductor ${ }^{\circledR}$

http://onsemi.com

(Note: Microdot may be in either location)

## PIN CONNECTIONS



Pin 1. ADJ. PIN
2. $V_{\text {REF }}$
3. GND

ORDERING INFORMATION

| Device | Package | Shipping |
| :--- | :---: | :---: |
| NCV1009D | SOIC-8 | 95 Units/Rail |
| NCV1009DR2 | SOIC-8 | 2500 Tape \& Reel |
| NCV1009DR2G | SOIC-8 <br> (Pb-Free) | 2500 Tape \& Reel |
| NCV1009Z | TO-92 | 2000 Units/Rail |
| NCV1009ZG | TO-92 <br> (Pb-Free) | 2000 Tape \& Reel |

$\dagger$ For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

NCV1009


Figure 2. Block Diagram

MAXIMUM RATINGS*

| Rating |  | Value | Unit |
| :---: | :---: | :---: | :---: |
| Reverse Current |  | 20 | mA |
| Forward |  | 10 | mA |
| Package Thermal Resistance, SOIC-8: <br> Junction-to-Case, R 日Jc <br> Junction-to-Ambient, R ®JA <br> Package Thermal Resistance, TO-92: <br> Junction-to-Case, R ®Jc <br> Junction-to-Ambient, R ®JA |  | $\begin{gathered} 45 \\ 165 \\ - \\ 170 \end{gathered}$ | $\begin{aligned} & { }^{\circ} \mathrm{C} / \mathrm{W} \\ & { }^{\circ} \mathrm{C} / \mathrm{W} \\ & { }^{\circ} \mathrm{C} / \mathrm{W} \\ & { }^{\circ} \mathrm{C} / \mathrm{W} \end{aligned}$ |
| Operating Temperature Range |  | -40 to +125 | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature Range |  | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| Lead Temperature Soldering: | Wave Solder (through hole styles only) (Note 1) Reflow: (SMD styles only) (Notes 2, 3) | 260 peak 240 peak | $\begin{aligned} & { }^{\circ} \mathrm{C} \\ & { }^{\circ} \mathrm{C} \end{aligned}$ |

Maximum ratings are those values beyond which device damage can occur. Maximum ratings applied to the device are individual stress limit values (not normal operating conditions) and are not valid simultaneously. If these limits are exceeded, device functional operation is not implied, damage may occur and reliability may be affected.
*The maximum package power dissipation must be observed.

1. 10 second maximum
2. 60 second maximum above $183^{\circ} \mathrm{C}$.
3. $-5^{\circ} \mathrm{C} /+0^{\circ} \mathrm{C}$ allowable conditions.

ELECTRICAL CHARACTERISTICS ( $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ unless otherwise specified.)

| Characteristic | Test Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Reverse Breakdown Voltage | $\mathrm{I}_{\mathrm{R}}=1.0 \mathrm{~mA}$ | 2.492 | 2.500 | 2.508 | V |
| Reverse Breakdown Voltage | $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 125^{\circ} \mathrm{C}$ | 2.480 | 2.500 | 2.508 | V |
| Reverse Breakdown Voltage Change with Current | $400 \mu \mathrm{~A} \leq \mathrm{I}_{\mathrm{R}} \leq 10 \mathrm{~mA} \quad$ (Note 4) | - | $\begin{aligned} & 2.6 \\ & 3.0 \end{aligned}$ | $\begin{aligned} & 5.0 \\ & 6.0 \end{aligned}$ | $\begin{aligned} & \mathrm{mV} \\ & \mathrm{mV} \end{aligned}$ |
| Reverse Dynamic Impedance | $\mathrm{I}_{\mathrm{R}}=1.0 \mathrm{~mA} \quad$ (Note 4) | - | $\begin{aligned} & 0.2 \\ & 0.4 \end{aligned}$ | $\begin{aligned} & 1.0 \\ & 1.4 \end{aligned}$ | $\begin{aligned} & \Omega \\ & \Omega \end{aligned}$ |
| Temperature Stability Average Temperature Coefficient | $\begin{aligned} & 0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 70^{\circ} \mathrm{C}, \text { (Note 5) } \\ & 0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 70^{\circ} \mathrm{C} \text {, (Note 5) } \end{aligned}$ | - | $\begin{aligned} & 1.8 \\ & 15 \end{aligned}$ | - | $\begin{gathered} \mathrm{mV} \\ \mathrm{ppm} /{ }^{\circ} \mathrm{C} \end{gathered}$ |
| Long Term Stabilty | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \pm 0.1 \mathrm{C}, \mathrm{I}_{\mathrm{R}}=1.0 \mathrm{~mA}$ | - | 20 | - | ppm/kHr |

4. Denotes the specifications which apply over full operating temperature range.
5. Average temperature coefficient is defined as the total voltage change divided by the specified temperature range.

TYPICAL PERFORMANCE CHARACTERISTICS


Figure 3. Reverse Current vs. Reverse Voltage


Figure 5. Forward Voltage vs. Forward Current


Figure 7. Zener Noise Voltage vs. Frequency


Figure 4. Change in Reverse Voltage vs. Reverse Current


Figure 6. Dynamic Impedance vs. Frequency


Figure 8. Response Time


STRAIGHT LEAD BULK PACK


BENT LEAD TAPE \& REEL AMMO PACK


TO-92 (TO-226)
CASE 29-11
ISSUE AM
DATE 09 MAR 2007

NOTES:

1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: INCH.
3. CONTOUR OF PACKAGE BEYOND DIMENSION R IS UNCONTROLLED.
4. LEAD DIMENSION IS UNCONTROLLED IN P AND BEYOND DIMENSION K MINIMUM.

|  | INCHES |  | MILLIMETERS |  |
| :---: | ---: | ---: | ---: | ---: |
| DIM | MIN |  | MAX | MIN |
| MAXX |  |  |  |  |
| A | 0.175 | 0.205 | 4.45 | 5.20 |
| B | 0.170 | 0.210 | 4.32 | 5.33 |
| C | 0.125 | 0.165 | 3.18 | 4.19 |
| D | 0.016 | 0.021 | 0.407 | 0.533 |
| G | 0.045 | 0.055 | 1.15 | 1.39 |
| H | 0.095 | 0.105 | 2.42 | 2.66 |
| J | 0.015 | 0.020 | 0.39 | 0.50 |
| K | 0.500 | --- | 12.70 | --- |
| L | 0.250 | --- | 6.35 | --- |
| N | 0.080 | 0.105 | 2.04 | 2.66 |
| P | --- | 0.100 | --- | 2.54 |
| R | 0.115 | --- | 2.93 | --- |
| V | 0.135 | --- | 3.43 | --- |

NOTES:

1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
2. CONTROLLING DIMENSION: MILLIMETERS,
3. CONTOUR OF PACKAGE BEYOND DIMENSION R IS UNCONTROLLED.
4. LEAD DIMENSION IS UNCONTROLLED IN P AND BEYOND DIMENSION K MINIMUM.

| DIM | MILLIMETERS |  |
| :---: | ---: | ---: |
|  | MIN | MAX |
| A | 4.45 | 5.20 |
| B | 4.32 | 5.33 |
| C | 3.18 | 4.19 |
| D | 0.40 | 0.54 |
| G | 2.40 | 2.80 |
| J | 0.39 | 0.50 |
| K | 12.70 | --- |
| N | 2.04 | 2.66 |
| P | 1.50 | 4.00 |
| R | 2.93 | --- |
| $\mathbf{V}$ | 3.43 | --- |

STYLES ON PAGE 2

| DOCUMENT NUMBER: | 98ASB42022B | Electronic versions are uncontrolled except when <br> accessed directly from the Document Repository. Printed <br> versions are uncontrolled except when stamped <br> "CONTROLLED COPY" in red. |  |
| ---: | :--- | :--- | :--- |
| STATUS: | ON SEMICONDUCTOR STANDARD |  |  |


| STYLE 1: |  |
| ---: | :--- |
| PIN 1. | EMITTER |
| 2. | BASE |
| 3. | COLLECTOR |
| STYLE 6: |  |
| PIN 1. | GATE |
| 2. | SOURCE \& SUBSTRATE |
| 3. | DRAIN |
| STYLE 11: |  |
| PIN 1. | ANODE |
| 2. | CATHODE \& ANODE |
| 3. | CATHODE |
| STYLE 16: |  |
| PIN 1. | ANODE |
| 2. | GATE |
| 3. | CATHODE |
| STYLE 21: |  |
| PIN 1. | COLLECTOR |
| 2. | EMITTER |
| 3. | BASE |
| STYLE 26: |  |
| PIN 1. | VCC |
| 2. | GROUND 2 |
| 3. | OUTPUT |
| STYLE 31: |  |
| PIN 1. | GATE |
| 2. | DRAIN |
| 3. | SOURCE |


| STYLE 2: |  |
| ---: | :--- |
| PIN 1. | BASE |
| 2. | EMITTER |
| 3. | COLLECTOR |
| STYLE 7: |  |
| PIN 1. | SOURCE |
| 2. | DRAIN |
| 3. | GATE |
| STYLE 12: |  |
| PIN 1. | MAIN TERMINAL 1 |
| 2. | GATE |
| 3. | MAIN TERMINAL 2 |
| STYLE 17: |  |
| PIN 1. | COLLECTOR |
| 2. | BASE |
| 3. | EMITTER |
| STYLE 22: |  |
| PIN 1. | SOURCE |
| 2. | GATE |
| 3. | DRAIN |
| STYLE 27: |  |
| PIN 1. | MT |
| 2. | SUBSTRATE |
| 3. | MT |
| STYLE 32: |  |
| PIN 1. | BASE |
| 2. | COLLECTOR |
| 3. | EMITTER |


| STYLE 3: |  |
| ---: | :--- |
| PIN 1. | ANODE |
| 2. | ANODE |
| 3. | CATHODE |
| STYLE 8: |  |
| PIN 1. | DRAIN |
| 2. | GATE |
| 3. | SOURCE \& SUBSTRATE |
| STYLE 13: |  |
| PIN 1. | ANODE 1 |
| 2. | GATE |
| 3. | CATHODE 2 |
| STYLE 18: |  |
| PIN 1. | ANODE |
| 2. | CATHODE |
| 3. | NOT CONNECTED |
| STYLE 23: |  |
| PIN 1. | GATE |
| 2. | SOURCE |
| 3. | DRAIN |
| STYLE 28: |  |
| PIN 1. | CATHODE |
| 2. | ANODE |
| 3. | GATE |
| STYLE 33: |  |
| PIN 1. | RETURN |
| 2. | INPUT |
| 3. | OUTPUT |


| STYLE 4: |  | STYLE 5: |  |
| :---: | :---: | :---: | :---: |
| PIN 1. | CATHODE | PIN 1. | DRAIN |
| 2. | CATHODE | 2. | SOURCE |
| 3. | ANODE | 3. | GATE |
| STYLE 9: |  | STYLE 10: |  |
| PIN 1. | BASE 1 | PIN 1. | CATHODE |
| 2. | EMITTER | 2. | GATE |
| 3. | BASE 2 | 3. | ANODE |
| STYLE 14: |  | STYLE 15: |  |
| PIN 1. | EMITTER | PIN 1. | ANODE 1 |
| 2. | COLLECTOR | 2. | CATHODE |
| 3. | BASE | 3. | ANODE 2 |
| STYLE 19: |  | STYLE 20: |  |
| PIN 1. | GATE | PIN 1. | NOT CONNECTED |
| 2. | ANODE | 2. | CATHODE |
| 3. | CATHODE | 3. | ANODE |
| STYLE 24: |  | STYLE 25: |  |
| PIN 1. | EMITTER | PIN 1. | MT 1 |
| 2. | COLLECTOR/ANODE | 2. | GATE |
| 3. | CATHODE | 3. | MT 2 |
| STYLE 29 : |  | STYLE 30: |  |
| PIN 1. | NOT CONNECTED | PIN 1. | DRAIN |
| 2. | ANODE | 2. | GATE |
| 3. | CATHODE | 3. | SOURCE |
| STYLE 34: |  | STYLE 35: |  |
| PIN 1. | INPUT | PIN 1. | GATE |
| 2. | GROUND | 2. | COLLECTOR |
| 3. | LOGIC | 3. | EMITTER |


| DOCUMENT NUMBER: | 98ASB42022B | Electronic versions are uncontrolled except when <br> accessed directly from the Document Repository. Printed <br> versions are uncontrolled except when stamped <br> "CONTROLLED COPY" in red. |  |
| ---: | :--- | :--- | :--- |
| STATUS: | ON SEMICONDUCTOR STANDARD |  |  |



ON Semiconductor and (III) are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.


SOIC-8 NB
CASE 751-07
ISSUE AK
SCALE 1:1
NOTES:

1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
. CONTROLLING DIMENSION: MILLIMETER.
2. DIMENSION A AND B DO NOT INCLUDE MOLD PROTRUSION.
3. MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.
4. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.
5. 751-01 THRU 751-06 ARE OBSOLETE. NEW STANDARD IS 751-07.

| DIM | MILLIMETERS |  | INCHES |  |
| :---: | :---: | :---: | :---: | :---: |
|  | MIN | MAX | MIN | MAX |
|  | 4.80 | 5.00 | 0.189 | 0.197 |
| B | 3.80 | 4.00 | 0.150 | 0.157 |
| C | 1.35 | 1.75 | 0.053 | 0.069 |
| D | 0.33 | 0.51 | 0.013 | 0.020 |
| G | 1.27 BSC |  | 0.050 BSC |  |
| H | 0.10 | 0.25 | 0.004 | 0.010 |
| J | 0.19 | 0.25 | 0.007 | 0.010 |
| K | 0.40 | 1.27 | 0.016 | 0.050 |
| M | 0 | $0^{\circ}$ | $8^{\circ}$ | 0 |
|  | $\circ$ | 8 |  |  |
| N | 0.25 | 0.50 | 0.010 | 0.020 |
| S | 5.80 | 6.20 | 0.228 | 0.244 |

GENERIC
MARKING DIAGRAM*



XXXXX = Specific Device Code
A = Assembly Location
L Wafer Lot
= Year
= Work Week
= Pb-Free Package
*This information is generic. Please refer to device data sheet for actual part marking. $\mathrm{Pb}-\mathrm{Free}$ indicator, " G " or microdot " $\mathrm{=}$ ", may or may not be present. Some products may not follow the Generic Marking.
*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

## STYLES ON PAGE 2

| DOCUMENT NUMBER: | 98ASB42564B | Electronic versions are uncontrolled except when accessed directly from the Document Repository. <br> Printed versions are uncontroled except when stamped "CONTROLLED COPY" in red. |
| ---: | :--- | :--- | :--- |
| DESCRIPTION: | SOIC-8 NB | PAGE 1 OF 2 |

[^0] special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

SOIC-8 NB
CASE 751-07
ISSUE AK
DATE 16 FEB 2011

STYLE

| PIN 1. | EMITTER |
| ---: | :--- |
| 2. | COLLECTOR |
| 3. | COLLECTOR |
| 4. | EMITTER |
| 5. | EMITTER |
| 6. | BASE |
| 7. | BASE |
| 8. | EMITTER |
| STYLE 5: |  |
| PIN 1. | DRAIN |
| 2. | DRAIN |
| 3. | DRAIN |
| 4. | DRAIN |
| 5. | GATE |
| 6. | GATE |
| 7. | SOURCE |
| 8. | SOURCE |

STYLE 9:
PIN 1. EMITTER, COMMON
COLLECTOR, DIE \#1 COLLECTOR, DIE \#2 EMITTER, COMMON EMITTER, COMMON BASE, DIE \#2
BASE, DIE \#1
8. EMITTER, COMMON

STYLE 13:
PIN 1. N.C.
2. SOURCE
3. SOURCE

GATE
DRAIN
DRAIN
DRAIN
8. DRAIN

STYLE 17:
PIN 1. VCC
V2OUT
V10UT
V10UT
TXE
RXE
VEE
8. ACC

STYLE 21:
PIN 1. CATHODE 1
2. CATHODE 2
3. CATHODE 3

CATHODE 4
CATHODE 5
6. COMMON ANODE
7. COMMON ANODE
8. CATHODE 6

STYLE 25:
PIN 1. VIN
2. $N / C$

REXT
GND
IOUT
IOUT
IOUT
8. IOUT

## STYLE 29:

PIN 1. BASE, DIE \#
EMITTER, \#1
BASE, \#2
. EMITTER, \#2
5. COLLECTOR, \#2
6. COLLECTOR, \#2
7. COLLECTOR, \#1
7. COLLECTOR, \#1

STYLE
PIN 1. COLIECTOR, DIE,
2. COLLECTOR, \#1
3. COLLECTOR, \#2

COLLECTOR, \#2
BASE, \#2
. EMITTER, \#2
7. BASE, \#1
8. EMITTER, \#1

STYLE 6:
PIN 1. SOURCE
DRAIN
3. DRAIN
4. SOURCE

SOURCE
6. GATE
7. GATE
8. SOURCE

STYLE 10:
PIN 1. GROUND
2. BIAS 1
3. OUTPUT

GROUND
GROUND
BIAS 2
7. INPUT
8. GROUND

STYLE 14:
PIN 1. N-SOURCE
2. N-GATE

P-SOURCE
P-GATE
5-DRAIN
. P-DRAIN
7. N -DRAIN
8. N-DRAIN

STYLE 18
PIN 1. ANODE
2. ANODE
3. SOURCE
4. GATE
5. DRAIN
6. DRAIN
7. CATHODE
8. CATHODE

STYLE 22 :
PIN 1. I/O LINE
2. COMMON CATHODE/VCC
3. COMMON CATHODE/VCC
4. I/O LINE 3
5. COMMON ANODE/GND
6. I/O LINE 4
7. I/O LINE 5
8. COMMON ANODE/GND

STYLE 26:
PIN 1. GND
2. $\mathrm{dv} / \mathrm{dt}$
3. ENABLE
4. ILIMIT
5. SOURCE

SOURCE
7. SOURCE
8. VCC

STYLE 30:
PIN 1. DRAIN 1
2. DRAIN 1
. GATE 2
4. SOURCE 2
5. SOURCE 1/DRAIN 2
. SOURCE 1/DRAIN 2
SOURCE 1/DRAIN 2
8. GATE 1

STYLE 3
STYLE
N 1. DRAIN, DIE
2. DRAIN, \#1
3. DRAIN, \#2
4. DRAIN, \#2
5. GATE, \#2
7. GATE, \#1
8. SOURCE, \#1

## STYLE 7

PIN 1. INPUT
2. EXTERNAL BYPASS
3. THIRD STAGE SOURCE
4. GROUND
5. DRAIN
6. GATE 3
7. SECOND STAGE Vd
8. FIRST STAGE Vd

## STYLE 11:

PIN 1. SOURCE
2. GATE 1
3. SOURCE 2
4. GATE 2
5. DRAIN 2
6. DRAIN 2
7. DRAIN
8. DRAIN 1

## STYLE 15:

PIN 1. ANODE 1
2. ANODE 1
3. ANODE 1
4. ANODE 1
5. CATHODE, COMMON
6. CATHODE, COMMON
7. CATHODE, COMMON
8. CATHODE, COMMON

## STYLE 19:

PIN 1. SOURCE
2. GATE 1
3. SOURCE 2
4. GATE 2
5. DRAIN 2
6. MIRROR 2
7. DRAIN 1
8. MIRROR 1

## STYLE 23:

PIN 1. LINE 1 IN
2. COMMON ANODE/GND
3. COMMON ANODE/GND
4. LINE 2 IN
5. LINE 2 OUT
6. COMMON ANODE/GND
7. COMMON ANODE/GND
8. LINE 1 OUT

STYLE 27:
PIN 1. ILIMIT
2. OVLO
3. UVLO
4. INPUT+
5. INPUT+
5. SOURCE
6. SOURCE
7. SOURCE
8. DRAIN

STYLE 4:
PIN 1. ANODE
2. ANODE
3. ANODE
4. ANODE
5. ANODE
6. ANODE
8. COMMON CATHODE

## STYLE 8:

PIN 1. COLLECTOR, DIE \#1
2. BASE, \#1
3. BASE, \#2
4. COLLECTOR, \#2
5. COLLECTOR, \#2
6. EMITTER, \#2
7. EMITTER, \#1
8. COLLECTOR, \#1

## STYLE 12

PIN 1. SOURCE
2. SOURCE
3. SOURCE
4. GATE
5. DRAIN
6. DRAIN
7. DRAIN
8. DRAIN

## STYLE 16:

PIN 1. EMITTER, DIE \#1
2. BASE, DIE \#1
3. EMITTER, DIE \#2
3. EMITTER, DIE
4. BASE, DIE \#2
4. BASE, DIE \#2
6. COLLECTOR, DIE \#2
7. COLLECTOR, DIE \#1
8. COLLECTOR, DIE \#1

## STYLE 20:

PIN 1. SOURCE (N)
2. GATE (N)
3. SOURCE (P)
4. GATE (P)
5. DRAIN
6. DRAIN
7. DRAIN
8. DRAIN

## STYLE 24:

PIN 1. BASE
2. EMITTER
3. COLLECTOR/ANODE
4. COLLECTOR/ANODE
5. CATHODE
6. CATHODE
7. COLLECTOR/ANODE
8. COLLECTOR/ANODE

## STYLE 28:

PIN 1. SW_TO_GND
2. DASIC $\bar{O} F F$
3. DASIC_SW_DET
4. GND
5. V_MON
6. VBUULK
7. VBULK
8. VIN

| DOCUMENT NUMBER: | 98ASB42564B | Electronic versions are uncontrolled except when accessed directly from the Document Repository Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. |
| :---: | :---: | :---: |
| DESCRIPTION: | SOIC-8 NB | - PAGE 2 OF2 |

onsemi and OnSeMi. are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.
onsemi, OnSeMi., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use onsemi products for any such unintended or unauthorized application, Buyer shall indemnify and hold onsemi and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that onsemi was negligent regarding the design or manufacture of the part. onsemi is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner

## PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:
Email Requests to: orderlit@onsemi.com
onsemi Website: www.onsemi.com


[^0]:    onsemi and OnSemi. are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation

