

SANYO Semiconductors

DATA SHEET

Monolithic Linear IC LA6261 — For Optical Disk Drive 6-Channel Driver

(BTL: 4 channels, H bridge: 2 channels)

Overview

The LA6261 is a 6-channel driver IC that incorporates 4 channels of BTL output and 2 channels of H-bridge output. It is optimal for the actuator driver for CDs, MDs, and other optical disk drives.

Features

- Six power amplifier channels on a single chip (BTL: 4 channles, H-bridge: 2 channels)
- IO max: 700mA (Each channel)
- Built-in level shifter circuits (BTL amplifier)
- Built-in thermal protection (thermal shutdown) circuit
- Separate power supply for H-bridge (2 channels)
- Onchip 3.3V regulator controller (uses an external output transistor)
- Adjustment pin for the H-bridge output

Specifications

Maximum Ratings at Ta = 25°C

Parameter	Symbol	Conditions	Ratings	Unit
Supply voltage	V _{CC} max		14	V
Maximum output current	I _O max	for each of the channel 1 to 6	0.7	Α
Maximum input voltage	V _{IN} B		13	V
MUTE pin voltage	VMUTE		13	V
Allowable power dissipation	Pd max	Independent IC	0.8	W
		Mounted on the specified board *	2	W
Operating ambient temperature	Topr		-30 to +85	°C
Storage ambient temperature	Tstg		-55 to +150	°C

^{*} Mounted on a specified board: 76.1mm×114.1mm×1.6mm, glass epoxy.

Recommended Operating Conditions at Ta = 25°C

Parameter	Symbol	Conditions	Ratings	Unit
Supply voltage	Vcc		5.6 to 13	V

- Any and all SANYO Semiconductor products described or contained herein do not have specifications that can handle applications that require extremely high levels of reliability, such as life-support systems, aircraft's control systems, or other applications whose failure can be reasonably expected to result in serious physical and/or material damage. Consult with your SANYO Semiconductor representative nearest you before using any SANYO Semiconductor products described or contained herein in such applications.
- SANYO Semiconductor assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all SANYO Semiconductor products described or contained herein.

SANYO Semiconductor Co., Ltd.

TOKYO OFFICE Tokyo Bldg., 1-10, 1 Chome, Ueno, Taito-ku, TOKYO, 110-8534 JAPAN

LA6261


Electrical Characteristics at Ta = 25°C, V_{CC}1 = V_{CC}2 = 8V, V_{REF} = 1.65V


Danasatan	O. mada ad	Ourshall Conditions		Ratings		
Parameter	Symbol Conditions		min	typ	max	Unit
All Blocks						
No-load current drain ON I _{CC} -C		All outputs on *1, FWD=REV=0V		30	50	mA
V _{REF} input voltage range	V _{REF} -IN		0.5		V _{CC} -1.5	V
BTL AMP						
Output offset voltage	VOFF	BTL amplifier, the voltage difference between each channel outputs	-50		+50	mV
Input voltage range	V _{IN}	Applied to pins V _{IN} 1 to V _{IN} 4	0		Vcc	٧
Output voltage	Vo	Voltage between VO+ and VO- for each channel when RL=8 Ω *2	4	5		V
Closed-circuit voltage gain	V _G	The gain from the input to the output		4		deg
MUTE ON voltage	V _{MT} ON	*3	2		sv _{cc}	٧
MUTE OFF voltage	oltage V _{MT} OFF *3		0		0.5	٧
Slew rate	SR	For the independent amplifier.		0.5		V/μs
		Times 2 when between outputs *4				
H-bridge Block						
Output voltage	V _O -LOAD	Voltage between VO+ and VO- for each channel when $R_L \!=\! 10\Omega$	6.2	6.7		V
Input low level	V _{IN} -L		0		1	V
Input high level	V _{IN} -H		2		sv _{cc}	V
Output setting voltage	VCONT	Voltage between V _O + and V _O - for each channel when VCONT=3V and R _L =10Ω		2.8		V
Regulator Block	l	•	1			
Output voltage	Vreg	I _L =100mA	3.05	3.3	3.55	V
Output load variation	ΔV_{RL}	I _L =0 to 200mA	-50	0	10	mV
Supply voltage variation	ΔVVCC	V _{CC} =6 to 12V, I _L =100mA	-15	21	60	mV

^{*1:} The total current dissipation for SVCC, PVCC1, and PVCC2 with no load

Package Dimensions

unit : mm (typ) 3251






^{*2:} Output in the saturated state

^{*3:} When the MUTE pin is high, the BTL output will be on, and when low, the BTL output will be OFF (HI impedance).

^{*4:} Design guarantee value

Block Diagram



ILA06744

Pin Description

Pin No.	Pin Name	Description	Equivalent Circuit Diagram
1	V _O 3+	Channel 3 (BTL) output (+)	Equivalent Offull Diagram
2	V _O 3-	Channel 3 (BTL) output (-)	Pin9
3	V _O 3- V _O 2+	Channel 2 (BTL) output (+)	
4	V _O 2+	Channel 2 (BTL) output (-)	
5	V _O 2- V _O 1+	Channel 1 (BTL) output (+)	
6	V _O 1+	Channel 1 (BTL) output (-)	
7	PGND	Power system ground for channels 1 to 4 (BTL)	Bin 1 to 6 35 36
9		Power system power supply for channels 1 to 4 (BTL)	Pin 1 to 6, 35, 36
9	PV _{CC} 1	(shorted to SV _{CC})	│
35	V _O 4+	Channel 4 (BTL) output (+)	
36	V _O 4-	Channel 4 (BTL) output (-)	<u></u>
			Pio7
			Pin7
8	REGIN	Regulator (to the base of the external PNP transistor)	• CV
			PVcc → SVcc
			1 00 → 1 000 → 1 00 → 1 000 → 1 00 → 1 00 → 1 000 → 1 00 → 1 000 →
			Pin 8 100Ω
			PGND
			PGND —
	DECOULT		<u> </u>
10	REGOUT	Regulator (to the collector of the external PNP transistor)	PV _{CC} +
			★
			Pin 10 W
			* \
			PGND - \$
11	V _{IN} 1	Channel 1 input	
12	V _{IN} 1G	Channel 1 input (gain adjustment)	PVcc +
13	V _{IN} 2	Channel 2 input	11kΩ
14	V _{IN} 2G	Channel 2 input (gain adjustment)	Pin 11, 13, 15, 17
15	V _{IN} 3	Channel 3 input	13, 17 —
16	V _{IN} 3G	Channel 3 input (gain adjustment)	PGND -
17	V _{IN} 4	Channel 4 input	300 W
18	V _{IN} 4G	Channel 4 input (gain adjustment)	PVcc +
			Pin 12, 14, 16, 18
			GOND GOND
			PGND
			SGND —
19	FWD5	Channel 5 output direction switching (FWD),	
		H-bridge logic input	PV _{CC} —
20	REV5	Channel 5 output direction switching (REV),	* 50k0
		H-bridge logic input	Pin 19, 20, 22, 23
22	FWD6	Channel 6 output direction switching (FWD),	T Ga →
22	DEV/6	H-bridge logic input Channel 6 cutout direction awitching (REV)	PGND — SGND
23	REV6	Channel 6 output direction switching (REV), H-bridge logic input	- JGND
	1	1203.0b	1

Continued on next page.

LA6261


Continued from preceding page. Pin No. Pin Name Description Equivalent Circuit Diagram 21 VCONT5 Channel 5 output voltage setting PV_{CC} VCONT6 24 Channel 6 output voltage setting Pin 21, 24 PGND **PGND** 25 VREFIN Reference voltage input PV_{CC} **PGND** SGND 28 PV_{CC}2 Power system power supply for for channels 5 and 6 (H-bridge) Pin 28 PGND2 Power system ground for channels 5 and 6 (H-bridge) 30 31 V_O6+ Channel 6 (H-bridge) output (+) 32 V_O6-Channel 6 (H-bridge) output (-) 33 V_O5+ Channel 5 (H-bridge) output (+) 34 V_O5-Channel 5 (H-bridge) output (-) Pin 31, 32 33, 34 Pin 30 MUTE BTL mute signal input PV_{CC} PGND SGND SGND 26 Signal system ground 27 SV_{CC} Signal system power supply (shorted to $PV_{CC}1$)

Truth Table

INF	TUT	OUTPUT		
FWD5(6)	REV5(6)	V _O 5(6)+	V _O 5(6)-	
L	L	Z	Z	
L	Н	Н	L	
Н	L	L	Н	
Н	Н	L	L	

^{*}Z: HI-Impedance

Sample Application Circuit



No.7815-6/7

- Specifications of any and all SANYO Semiconductor products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.
- SANYO Semiconductor Co., Ltd. strives to supply high-quality high-reliability products. However, any and all semiconductor products fail with some probability. It is possible that these probabilistic failures could give rise to accidents or events that could endanger human lives, that could give rise to smoke or fire, or that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
- In the event that any or all SANYO Semiconductor products (including technical data, services) described or contained herein are controlled under any of applicable local export control laws and regulations, such products must not be exported without obtaining the export license from the authorities concerned in accordance with the above law.
- No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written permission of SANYO Semiconductor Co., Ltd.
- Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO Semiconductor product that you intend to use.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO Semiconductor believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of January, 2007. Specifications and information herein are subject to change without notice.