# STK672-600

## Thick-Film Hybrid IC 2-phase Stepping Motor Driver



#### Overview

The STK672-600 is a hybrid IC for use as a unipolar, 2-phase stepping motor driver with PWM current control.

## Applications

• Office photocopiers, printers, etc.

## Features

- The motor speed can be controlled by the frequency of an external clock signal.
- 2-phase excitation or 1-2 phase excitation is selected according to switching the state of the MODE1 pin (low or high).
- The excitation mode is set at the rising edge of the clock signal when the MODE2 pin is high, or at the rising edge or falling edge when the MODE2 pin is low.
- The phase is maintained even if the excitation mode is switched in the middle of operation.
- The direction of rotation can be changed by applying a high or low signal to the CWB pin used to select the direction of rotation.
- Supports schmitt input for 2.5V high level input.
- Incorporating a current detection resistor (0.141 $\Omega$ : resistor tolerance ±2%), motor current can be set using two external resistors.
- Equipped with an ENABLE pin that, during clock input, allows motor output to be cut-off and resumed later while maintaining the same excitation timing.

## **Specifications**

## Absolute Maximum Ratings at $Tc=25^{\circ}C$

Parameter	Symbol	Conditions	Ratings	unit
Maximum supply voltage 1	V <sub>CC</sub> max	No signal	52	V
Maximum supply voltage 2	V <sub>DD</sub> max	No signal	-0.3 to +7.0	V
Input voltage	V <sub>IN</sub> max	Logic input pins	-0.3 to +7.0	V
Output current	I <sub>OH</sub> max	V <sub>DD</sub> =5V, CLOCK≥200Hz	2.65	А
Allowable power dissipation 1	PdMF max	With an arbitrarily large heat sink. Per MOSFET	7.8	W
Allowable power dissipation 2	PdPK max	No heat sink	3.1	W
Operating substrate temperature	Tc max		105	°C
Junction temperature	Tj max		150	°C
Storage temperature	Tstg		-40 to +125	°C

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

#### Allowable Operating Ranges at $Ta = 25^{\circ}C$

Parameter	Symbol	Conditions	Ratings	unit
Operating supply voltage 1	VCC	With signals applied	10 to 42	V
Operating supply voltage 2	V <sub>DD</sub>	With signals applied	5±5%	V
Input high voltage	VIH	Pins 10, 12, 13, 14, 15, 17	2.5 to V <sub>DD</sub>	V
Input low voltage	VIL	Pins 10, 12, 13, 14, 15, 17	0 to 0.6	V
Output current 1	IOH1	Tc=105°C, CLOCK≥200Hz, Continuous operation, duty=100%	2.0	А
Output current 2	I <sub>OH</sub> 2	Tc=80°C, CLOCK≥200Hz, Continuous operation, duty=100%, See the motor current (I <sub>OH</sub> ) derating curve	2.2	А
CLOCK frequency	fCL	Minimum pulse width: at least 10µs	0 to 50	kHz
Phase driver withstand voltage	V <sub>DSS</sub>	I <sub>D</sub> =1mA (Tc=25°C)	100min	V
Recommended operating substrate temperature	Тс	No condensation	0 to 105	°C
Recommended Vref range	Vref	Tc=105°C	0.14 to 1.38	V


Refer to the graph for each conduction-period tolerance range for the output current and brake current.

#### Electrical Characteristics at Tc = $25^{\circ}$ C, V<sub>CC</sub> = 24V, V<sub>DD</sub> = 5.0V


Parameter	Symbol	Conditions	min	typ	max	unit
V <sub>DD</sub> supply current	Icco	Pin 9 current CLOCK=GND		5.0	9	mA
Output average current	loave	R/L=1 $\Omega$ /0.62mH in each phase	0.362	0.402	0.442	А
FET diode forward voltage	Vdf	lf=1A (R <sub>L</sub> =23Ω)		1.0	1.6	V
Output saturation voltage	Vsat	R <sub>L</sub> =23Ω		0.42	0.61	V
Input leak current	Ι <sub>ΙL</sub>	Pins 10, 12, 13, 14, 15, 17 =GND and 5V			±10	μΑ
Vref input bias current	IIB	Pin 19 =1.0V		204	216	μA
PWM frequency	fc		35	45	56	kHz

\*Ioave values are for when the lead frame of the product is soldered to the mounting substrate. Notes: A fixed-voltage power supply must be used.

#### Package Dimensions unit:mm (typ)




Derating curve of motor current, IOH, vs. STK672-600 Operating substrate temperature, Tc




Notes

- The current range given above represents conditions when output voltage is not in the avalanche state.
- If the output voltage is in the avalanche state, see the allowable avalanche energy for STK672-6\*\* series hybrid ICs given in a separate document.
- The operating substrate temperature, Tc, given above is measured while the motor is operating. Because Tc varies depending on the ambient temperature, Ta, the value of I<sub>OH</sub>, and the continuous or intermittent operation of I<sub>OH</sub>, always verify this value using an actual set.

## **Block Diagram**



## **Sample Application Circuit**



\*: C03 through C08 represents a capacitor recommended for use with a recommended value of 1,000pF.

## Precautions

[Damage to the internal MOSFET]

• The RESETB pin must be fixed low when applying 5V power. If the RESETB pin is allowed to go high at the same time as the 5V power, simultaneous ON of the output phase will result, causing damage to the internal MOSFET.

[GND wiring]

- To reduce noise on the 5V system, be sure to place the GND of C01 in the circuit given above as close as possible to Pin 2 and Pin 6 of the hybrid IC. Also, to achieve accurate current settings, be sure to connect Vref GND to Pin 18 (S.G) used to set the current and to the point where P.G1 and P.G2 share a connection.
- If the driver region V<sub>SS</sub> pin (Pin 16), S.G pin (Pin 18), P.G1 pin (Pin 2), and P.G2 pin (Pin 6) cannot be connected to a single ground, make sure to connect the V<sub>SS</sub> pin to the control system S.GND, and the S.G pin to the P.G1 pin and P.G2 pin.

[Input pins]

- If V<sub>DD</sub> is not being applied to the hybrid IC, do not apply voltage to input Pins 10, 12, 13, 14, 15, or 17. In addition, if V<sub>DD</sub> is being applied, use care that each input pin does not apply a negative voltage less than -0.3V to V<sub>SS</sub>, Pin 16, and do not apply a voltage greater than or equal to V<sub>DD</sub> voltage.
- Do not wire by connecting the circuit pattern on the P.C.B side to Pins 7, 8, or 11 on the N.C. shown in the internal block diagram.
- Insert resistor RO3 (47 to  $100\Omega$ ) so that the discharge energy from capacitor CO4 is not directly applied to the CMOS IC in this hybrid device. If the diode D1 has Vf characteristics with Vf less than or equal to 0.6V (when If = 0.1A), this will be smaller than the CMOS IC input pin diode Vf. If this is the case RO3 may be replaced with a short without problem.
- Both TTL and CMOS levels are used for the pin 10, 12, 13, 15 and 17 inputs.
- Since the input pins do not have built-in pull-up resistors, when the open-collector type pins 10, 12, 13, 15, and 17 are used as inputs, a 1 to  $15k\Omega$  pull-up resistor (to  $V_{DD}$ ) must be used. At this time, use a device for the open collector driver that has output current specifications that pull the voltage down to less than 0.6V at Low level (less than 0.6V at Low level when I<sub>OL</sub>=5mA).
- If input pins are connected to GND (V<sub>SS</sub>) using a pull-down resistor, be sure to mount a resistor having a resistance of 120 $\Omega$  or less. If designs call for a pull-down resistor having a resistance in the range 120 $\Omega$  to 30k $\Omega$ , be absolutely sure to mount a 1,000pF capacitor between the input pins and the V<sub>SS</sub> Pin. Because sufficient V<sub>IL</sub> cannot be maintained due to the effect of input leak current, I<sub>IL</sub>=±10 $\mu$ A max, do not connect a pull-down resistor having a resistance of 30k $\Omega$  or higher.
- The sample application circuit includes a simple reset circuit using D1, R03, C02, and R04. If 5V power rises while voltage still remains in C02, the reset signal cannot be detected as LOW and the driver may be damaged because ON operations result at the same time that driver output is in A or AB phase or B or BB phase. The voltage of C02 must therefore be less than 0.6V when the 5V power rises.

In addition, if a RESETB signal is to be input based on an external signal such as the CLOCK signal, RESETB must always be fixed to a Low level when the 5V power signal rises.


• To prevent malfunction due to chopping noise, we recommend that you mount a 1000pF capacitor between Pin 16 and each of the input Pins 10, 12, 13, 14, 15, and 17. Be sure to mount the capacitor as close as possible to the pins of hybrid IC.

If input is fixed Low, directly connect to Pin 16.


If input is fixed High, directly connect to the 5V power line.

[Current setting Vref]

- Considering the specifications of the Vref input bias current,  $I_{IB}$ , a value of  $1k\Omega$  or less is recommended for R02.
- If the motor current is temporarily reduced, the circuit given below (STK672-600:  $I_{OH}>0.2A$ , STK672-610:  $I_{OH}>0.3A$ ) is recommended.
- Although the driver is equipped with a fixed current control function, it is not equipped with an overcurrent protection function to ensure that the current does not exceed the maximum output current, I<sub>OH</sub> max. If Vref is mistakenly set to a voltage that exceeds I<sub>OH</sub> max, the driver will be damaged by overcurrent.



• Motor current peak value IOH setting



• When R02 is open

 $I_{OH} = [Vref \times 1k/1k + 3.9k)] \Rightarrow Rs = (Vref \Rightarrow 4.9) \Rightarrow Rs$ 

The values 1k and 3.9k represent internal driver resistance values, while Rs represents the internal driver current detection resistance.

 $Vref = (4.9k \div (4.9k + R01)) \times 5V \text{ (or } 3.3V) = I_{OH} \times 4.9 \times Rs$ 

The value 4.9k represents the series resistance value of the internal driver values of 1k and 3.9k.

• If R02 is connected

 $I_{OH} = [Vref \times 1k/(1k+3.9k)] \Rightarrow Rs = (Vref \Rightarrow 4.9) \Rightarrow Rs$ 

The values 1k and 3.9k represent the internal driver resistance values, while Rs represents the internal driver current detection resistance.

 $Vref = (R0x \div (R01+R0x)) \times 5V \text{ (or } 3.3V) = I_{OH} \times 4.9 \times Rs$ 

=  $[(4.9k \times R02) \div ((4.9k \times R02) + R01 \times (4.9k + R02))] \times 5V(\text{or } 3.3V)$ 

 $R0x = (4.9k \times R02) \div (4.9k + R02)$ 

Rs represents the current detection resistance inside the HIC, while the value 4.9k in the formula above represents the internal resistance value of the Vref pin.

Rs=0.141 $\Omega$  when using the STK672-600

 $Rs{=}0.089\Omega$  when using the STK672-610

#### **Input Pin Functions**

Pin Name	Pin No.	Function	Input Conditions When Operating
CLOCK	12	Reference clock for motor phase current switching	Operates on the rising edge of the signal (MODE2=H)
MODE1	10	Excitation mode selection	Low: 2-phase excitation High: 1-2 phase excitation
MODE2	17		High: Rising edge Low: Rising and falling edge
CWB	13	Motor direction switching	Low: CW (forward) High: CCW (reverse)
RESETB	14	System reset and A, AB, B, and BB outputs cutoff. Applications must apply a reset signal for at least 10µs when V <sub>DD</sub> is first applied.	A reset is applied by a low level
ENABLE	15	The A, AB, B, and BB outputs are turned off, and after operation is restored by returning the ENABLE pin to the high level, operation continues with the same excitation timing as before the low-level input.	The A, AB, B, and BB outputs are turned off by a low- level input.


(1) A simple reset function is formed from D1, CO4, RO3, and RO4 in this application circuit. With the CLOCK input held low, when the 5V supply voltage is brought up a reset is applied if the motor output phases A and BB are driven. If the 5V supply voltage rise time is slow (over 50ms), the motor output phases A and BB may not be driven. Increase the value of the capacitor CO2 and check circuit operation again.

(2) See the timing chart for the concrete details on circuit operation.


## **Timing Charts**

2-phase excitation


2-phase exertat	
MODE1	
MODE2	
RESETB	
CWB	
CLOCK	
ENABLE	
FAO	
FAB	
FBO	
FBB	
1-2 phase excit	ation
MODE1	
MODE2	
RESETB	
CWB	
CLOCK	
ENABLE	
FAO	
FAB	
FBO	
FBB	




## 2-phase excitation $\rightarrow$ Switch to 1-2 phase excitation



1-2 phase excitation (ENABLE)



#### 1-2 phase excitation (Hold operation results during fixed CLOCK)



	011(012 000
2-phase excita	ation (MODE2)
MODE1	
MODE2	
RESETB	
CWB	
CLOCK	
ENABLE	
FAO	
FAB	
FBO	
FBB	
1-2 phase exc	itation (MODE2)
MODE1	
MODE2	
RESETB	
CWB	
CLOCK	
ENABLE	
FAO	

I

FAB

FBO

FBB


## **Usage Notes**

1. STK672-600 and STK672-610 input signal functions and timing

(All inputs have no internal pull-up resistor and are TTL level Schmitt trigger inputs.)

#### [RESETB and CLOCK (Input signal timing when power is first applied)]

As shown in the timing chart, a RESETB signal input is required by the driver to operate with the timing in which the F1 gate is turned on first. The RESETB signal timing must be set up to have a width of at least  $10\mu$ s, as shown below. The capacitor CO2, and the resistors RO3 and RO4 in the application circuit form simple reset circuit that uses the RC time constant rising time. However, when designing the RESETB input based on V<sub>IH</sub> levels, the application must have the timing shown in figure.



**RESETB and CLOCK Signals Input Timing** 

#### [CLOCK (Phase switching clock)]

- Input frequency: DC to 50kHz
- Minimum pulse width: 10µs
- MODE2=1(High) Signals are read on the rising edge.
- MODE2=0(Low) Signals are read on the rising and falling edges.
- [CWB (Motor direction setting)]

The direction of rotation is switched by setting CWB to 1 (high) or 0 (low). See the timing charts for details on the operation of the outputs.

Note: The state of the CWB input must not be changed during the  $6.25\mu$ s period before and after the rising edge of the CLOCK input.

[ENABLE (Forcible on/off control of the A, AB, B, and BB outputs, and hybrid IC internal operation)]

ENABLE=1: Normal operation

ENABLE=0: Outputs A, AB, B, and BB forced to the off state.

If, during the state where CLOCK signal input is provided, the ENABLE pin is set to 0 and then is later restored to the 1 state, the IC will resume operation with the excitation timing continued from before the point ENABLE was set to 0.

If sudden stop is applied to the CLOCK signal used for motor rotation, the motor axis may advance beyond the theoretical position due to inertia. To stop at the theoretical position, the SLOW DOWN setting for gradually slowing the CLOCK cycle is required.

Enable must be initially set high for input as shown in the timing chart.

[MODE1 and MODE2 (Excitation mode selection)]

MODE1=0: 2-phase excitation

MODE2=1: Rising edge of CLOCK

MODE1=1: 1-2 phase excitation

MODE2=0: Rising and falling edges of CLOCK

See the timing charts for details on output operation in these modes.

Note: The state of the MODE input must not be changed during the 5µs period before and after the rising edge of the CLOCK input.

#### 2. Calculating STK672-600 HIC Internal Power Loss

The average internal power loss in each excitation mode of the STK672-600 can be calculated from the following formulas.

Each excitation mode

2-phase excitation mode

2PdAVex= (Vsat+Vdf) ×0.5×CLOCK×I<sub>OH</sub>×t2+0.5×CLOCK×I<sub>OH</sub>× (Vsat×t1+Vdf×t3)

1-2 Phase excitation mode

1-2PdAVex= (Vsat+Vdf) ×0.25×CLOCK×I<sub>OH</sub>×t2+0.25×CLOCK×I<sub>OH</sub>× (Vsat×t1+Vdf×t3)

#### Motor hold mode

HoldPdAVex= (Vsat+Vdf)  $\times$ IOH


Vsat: Combined voltage represented by the Ron voltage drop+shunt resistor Vdf: Combined voltage represented by the MOSFET body diode+shunt resistor CLOCK: Input CLOCK (CLOCK pin signal frequency)

t1, t2, and t3 represent the waveforms shown in the figure below.

t1: Time required for the winding current to reach the set current (IOH)

t2: Time in the constant current control (PWM) region

t3: Time from end of phase input signal until inverse current regeneration is complete



Motor COM Current Waveform Model

t1= (-L/(R+0.42)) In (1-((R+0.42)/V<sub>CC</sub>) ×I<sub>OH</sub>) t3= (-L/R) In ((V<sub>CC</sub>+0.42)/(I<sub>OH</sub>×R+V<sub>CC</sub>+0.42)) V<sub>CC</sub>: Motor supply voltage (V) L: Motor inductance (H) R: Motor winding resistance ( $\Omega$ )

IOH: Motor set output current crest value (A)

Relationship of CLOCK, t1, t2, and t3 in each excitation mode

2-phase excitation mode: t2=(2/CLOCK) - (t1+t3)


1-2 phase excitation mode: t2=(3/CLOCK) - t1

For Vsat and Vdf, be sure to substitute values from the graphs of Vsat vs. I<sub>OH</sub> and Vdf vs. I<sub>OH</sub> while the set current value is I<sub>OH</sub>.


Then, determine whether a heat sink is required by comparing with the graph of  $\Delta Tc$  vs. Pd based on the average HIC power loss calculated.

When designing a heat sink, refer to the section "Thermal design" found on the next page. The average HIC power loss, PdAV, described above does not have the avalanche's loss. To include the avalanche's loss, be sure to add Equation (2), "STK676-6\*\* Allowable Avalanche Energy Value" to PdAV above. When using this IC without a fin always check for temperature increases in the set, because the HIC substrate temperature, Tc, varies due to effects of convection around the HIC.


STK672-600 Output saturation voltage, Vsat - Output current, IOH



STK672-600 Forward voltage, Vdf -Output current, IOH



Substrate temperature rise ,  $\Delta Tc(no \ heat \ sink)$  - Internal average power dissipation, PdAV



#### 3. STK672-600 Allowable Avalanche Energy Value

(1) Allowable Range in Avalanche Mode

When driving a 2-phase stepping motor with constant current chopping using an STK672-6\*\* Series hybrid IC, the waveforms shown in Figure 1 below result for the output current, ID, and voltage, VDS.




Figure 1 Output Current, I<sub>D</sub>, and Voltage, V<sub>DS</sub>, Waveforms 1 of the STK672-6\*\* Series when Driving a 2-Phase Stepping Motor with Constant Current Chopping

When operations of the MOSFET built into STK672-6\*\* Series ICs is turned off for constant current chopping, the I<sub>D</sub> signal falls like the waveform shown in the figure above. At this time, the output voltage,  $V_{DS}$ , suddenly rises due to electromagnetic induction generated by the motor coil.

In the case of voltage that rises suddenly, voltage is restricted by the MOSFET V<sub>DSS</sub>. Voltage restriction by V<sub>DSS</sub> results in a MOSFET avalanche. During avalanche operations, I<sub>D</sub> flows and the instantaneous energy at this time, EAVL1, is represented by Equation (1).

During STK672-6\*\* Series operations, the waveforms in the figure above repeat due to the constant current chopping operation. The allowable avalanche energy, EAVL, is therefore represented by Equation (2) used to find the average power loss, PAVL, during avalanche mode multiplied by the chopping frequency in Equation (1).

For V<sub>DSS</sub>, IAVL, and tAVL, be sure to actually operate the STK672-6\*\* Series and substitute values when operations are observed using an oscilloscope.

Ex. If V<sub>DSS</sub>=110V, IAVL=1A, tAVL=0.2 $\mu$ s when using a STK672-600 driver, the result is: PAVL=110×1×0.5×0.2×10<sup>-6</sup>×50×10<sup>3</sup>=0.55W V<sub>DSS</sub>=110V is a value actually measured using an oscilloscope.

The allowable loss range for the allowable avalanche energy value, PAVL, is shown in the graph in Figure 3. When examining the avalanche energy, be sure to actually drive a motor and observe the I<sub>D</sub>,  $V_{DSS}$ , and tAVL waveforms during operation, and then check that the result of calculating Equation (2) falls within the allowable range for avalanche operations.

(2) ID and VDSS Operating Waveforms in Non-avalanche Mode


Although the waveforms during avalanche mode are given in Figure 1, sometimes an avalanche does not result during actual operations.

Factors causing avalanche are listed below.

- Poor coupling of the motor's phase coils (electromagnetic coupling of A phase and AB phase, B phase and BB phase).
- Increase in the lead inductance of the harness caused by the circuit pattern of the P.C. board and motor.

• Increases in V<sub>DSS</sub>, tAVL, and IAVL in Figure 1 due to an increase in the supply voltage from 24V to 36V. If the factors above are negligible, the waveforms shown in Figure 1 become waveforms without avalanche as shown in Figure 2.


Under operations shown in Figure 2, avalanche does not occur and there is no need to consider the allowable loss range of PAVL shown in Figure 3.



ITF02558

Figure 2 Output Current, I<sub>D</sub>, and Voltage, V<sub>DS</sub>, Waveforms 2 of the STK672-6\*\* Series when Driving a 2-Phase Stepping Motor with Constant Current Chopping

Figure 3 Allowable Loss Range, PAVL-IOH During STK672-600 Avalanche Operations



Note:

The operating conditions given above represent a loss when driving a 2-phase stepping motor with constant current chopping.

Because it is possible to apply 2.8W or more at  $I_{OH}=0A$ , be sure to avoid using the MOSFET body diode that is used to drive the motor as a zener diode.

#### 4. Thermal design

[Operating range in which a heat sink is not used]

Use of a heat sink to lower the operating substrate temperature of the HIC (Hybrid IC) is effective in increasing the quality of the HIC.

The size of heat sink for the HIC varies depending on the magnitude of the average power loss, PdAV, within the HIC. The value of PdAV increases as the output current increases. To calculate PdAV, refer to "Calculating Internal HIC Loss for the STK672-600 and STK672-610" in the specification document.

Calculate the internal HIC loss, PdAV, assuming repeat operation such as shown in Figure 1 below, since conduction during motor rotation and off time both exist during actual motor operations,




Figure 1 Motor Current Timing

T1: Motor rotation operation time

T2: Motor hold operation time

T3: Motor current off time

T2 may be reduced, depending on the application.

T0: Single repeated motor operating cycle

IO1 and IO2: Motor current peak values

Due to the structure of motor windings, the phase current is a positive and negative current with a pulse form. Note that figure 1 presents the concepts here, and that the on/off duty of the actual signals will differ.

The hybrid IC internal average power dissipation PdAV can be calculated from the following formula.

 $PdAV = (T1 \times P1 + T2 \times P2 + T3 \times 0) \div TO ------(I)$ 

(Here, P1 is the PDAV for IO1 and P2 is the PDAV for IO2)

If the value calculated using Equation (I) is 1.5W or less, and the ambient temperature, Ta, is  $60^{\circ}C$  or less, there is no need to attach a heat sink. Refer to Figure 2 for operating substrate temperature data when no heat sink is used.

#### [Operating range in which a heat sink is used]

Although a heat sink is attached to lower Tc if PdAV increases, the resulting size can be found using the value of  $\theta$ c-a in Equation (II) below and the graph depicted in Figure 3.

 $\theta c-a = (Tc max-Ta) \div PdAV ------(II)$ 

Tc max: Maximum operating substrate temperature =105°C

Ta: HIC ambient temperature

Although a heat sink can be designed based on equations (I) and (II) above, be sure to mount the HIC in a set and confirm that the substrate temperature, Tc, is 105°C or less.

The average HIC power loss, PdAV, described above represents the power loss when there is no avalanche operation. To add the loss during avalanche operations, be sure to add Equation (2), "Allowable STK672-6\*\* Avalanche Energy Value", to PdAV.

Figure 2 Substrate temperature rise,  $\Delta Tc(no heat sink)$  - Internal average power dissipation, PdAV






Figure 3 Heat sink area (Board thickness: 2mm) - θc-a




5. Mitigated Curve of Package Power Loss, PdPK, vs. Ambient Temperature, Ta

Package power loss, PdPK, refers to the average internal power loss, PdAV, allowable without a heat sink. The figure below represents the allowable power loss, PdPK, vs. fluctuations in the ambient temperature, Ta. Power loss of up to 3.1W is allowable at Ta= $25^{\circ}$ C, and of up to 1.75W at Ta= $60^{\circ}$ C.



Allowable power dissipation, PdPK(no heat sink) - Ambient temperature, Ta

6. Example of Stepping Motor Driver Output Current Path (1-2 phase excitation)



ON Semiconductor and the ON logo are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typical" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employeer. This literature is subject to all applicable copyright laws and is not for resale in any manner.