




Low power dual operational amplifiers

Features

- Internally frequency compensated
- Large DC voltage gain: 100 dB
- Wide bandwidth (unity gain): 1.1 MHz (temperature compensated)
- Very low supply current per operator essentially independent of supply voltage
- Low input bias current: 20 nA (temperature compensated)
- Low input offset voltage: 2 mV
- Low input offset current: 2 nA
- Input common-mode voltage range includes negative rail
- Differential input voltage range equal to the power supply voltage
- Large output voltage swing 0 V to ($V_{CC}^+ - 1.5V$)



Description

These circuits consist of two independent, high-gain, internally frequency-compensated op-amps which are designed specifically to operate from a single power supply over a wide range of voltages. The low power supply drain is independent of the magnitude of the power supply voltage.

Application areas include transducer amplifiers, DC gain blocks and all the conventional op-amp circuits which now can be more easily implemented in single power supply systems. For example, these circuits can be directly supplied with the standard +5 V which is used in logic systems and will easily provide the required interface electronics without requiring any additional power supply.

In linear mode, the input common-mode voltage range includes ground and the output voltage can also swing to ground, even though operated from only a single power supply voltage.

1 Schematic diagram

Figure 1. Schematic diagram (1/2 LM158)




Figure 2. Pad locations

Name	Pad placement		Pad dimensions	
	X	Y	X	Y
GND	0.9	-422.6	81	81
E+1	-445.05	-420.35	76.5	76.5
E-1	-445.05	-170.85	76.5	76.5
OUT1	-445.25	416.75	76.5	76.5
Vcc +	0.9	410.5	81	81
OUT2	445.25	416.75	76.5	76.5
E-2	445.05	-170.85	76.5	76.5
E+2	445.05	-420.35	76.5	76.5

The coordinates origin is at the center of the die. All dimensions are specified in micrometer (µm).

2 Absolute maximum ratings and operating conditions

Table 1. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V_{CC}	Supply voltage	+/-16 or 32	V
V_i	Input voltage	32	V
V_{id}	Differential input voltage	32	V
I_{in}	Input current ⁽¹⁾	50	mA
T_{stg}	Storage temperature range	-65 to +150	°C
T_j	Maximum junction temperature	150	°C
ESD	HBM: human body model ⁽²⁾	300	V
	MM: machine model ⁽³⁾	200	V
	CDM: charged device model ⁽⁴⁾	1.5	kV

- This input current only exists when the voltage at any of the input leads is driven negative. It is due to the collector-base junction of the input PNP transistor becoming forward biased and thereby acting as input diode clamps. In addition to this diode action, there is also NPN parasitic action on the IC chip. This transistor action can cause the output voltages of the Op-amps to go to the V_{CC} voltage level (or to ground for a large overdrive) for the time during which an input is driven negative. This is not destructive and normal output is restored for input voltages above -0.3 V.
- Human body model: A 100pF capacitor is charged to the specified voltage, then discharged through a 1.5kΩ resistor between two pins of the device. This is done for all couples of connected pin combinations while the other pins are floating.
- Machine model: A 200pF capacitor is charged to the specified voltage, then discharged directly between two pins of the device with no external series resistor (internal resistor < 5Ω). This is done for all couples of connected pin combinations while the other pins are floating.
- Charged device model: all pins and the package are charged together to the specified voltage and then discharged directly to the ground through only one pin. This is done for all pins.

Table 2. Operating conditions

Symbol	Parameter	Value	Unit
V_{CC}	Supply voltage	3 to 30	V
V_{icm}	Common mode input voltage range ⁽¹⁾ $T_{amb} = +25^\circ\text{C}$ $T_{min} \leq T_{amb} \leq T_{max}$	$V_{CC}^- - 0.3$ to $V_{CC}^+ - 1.5$ $V_{CC}^- - 0.3$ to $V_{CC}^+ - 2$	V
T_{oper}	Operating free-air temperature range	-55 to +125	°C

- The input common-mode voltage of either input signal voltage should not be allowed to go negative by more than 0.3 V. The upper end of the common-mode voltage range is $V_{CC}^+ - 1.5$ V, but either or both inputs can go to +32 V without damage.

3 Electrical characteristics

Table 3. $V_{CC}^+ = +5V$, $V_{CC}^- = \text{Ground}$, $V_o = 1.4V$, $T_{\text{amb}} = +25^\circ\text{C}$ (unless otherwise specified)

Symbol	Parameter	Min.	Typ.	Max.	Unit
V_{io}	Input offset voltage ⁽¹⁾ $T_{\text{min}} \leq T_{\text{amb}} \leq T_{\text{max}}$		2	5 7	mV
DV_{io}	Input offset voltage drift		7	30	$\mu\text{V}/^\circ\text{C}$
I_{io}	Input offset current $T_{\text{min}} \leq T_{\text{amb}} \leq T_{\text{max}}$		2	30 40	nA
DI_{io}	Input offset current drift		10	300	$\text{pA}/^\circ\text{C}$
I_{ib}	Input bias current ⁽²⁾ $T_{\text{min}} \leq T_{\text{amb}} \leq T_{\text{max}}$		20	150 200	nA
A_{vd}	Large signal voltage gain $V_{CC}^+ = +15V$, $R_L = 2k\Omega$, $V_o = 1.4V$ to $11.4V$ $T_{\text{min}} \leq T_{\text{amb}} \leq T_{\text{max}}$	50 25	100		V/mV
SVR	Supply voltage rejection ratio ($R_s \leq 10 k\Omega$) $V_{CC}^+ = 5V$ to $30V$ $T_{\text{min}} \leq T_{\text{amb}} \leq T_{\text{max}}$	65 65	100		dB
I_{CC}	Supply current, all amp, no load $T_{\text{min}} \leq T_{\text{amb}} \leq T_{\text{max}}$ $V_{CC}^+ = +5V$ $T_{\text{min}} \leq T_{\text{amb}} \leq T_{\text{max}}$ $V_{CC}^+ = +30V$		0.7	1.2 2	mA
CMR	Common mode rejection ratio ($R_s \leq 10 k\Omega$) $T_{\text{min}} \leq T_{\text{amb}} \leq T_{\text{max}}$	70 60	85		dB
I_{source}	Output current source $V_{CC}^+ = +15V$, $V_o = +2V$, $V_{id} = +1V$	20	40	60	mA
I_{sink}	Output sink current ($V_{id} = -1V$) $V_{CC}^+ = +15V$, $V_o = +2V$ $V_{CC}^+ = +15V$, $V_o = +0.2V$	10 12	20		mA μA
V_{OH}	High level output voltage ($V_{CC}^+ = 30V$) $R_L = 2k\Omega$ $T_{\text{min}} \leq T_{\text{amb}} \leq T_{\text{max}}$ $R_L = 10k\Omega$ $T_{\text{min}} \leq T_{\text{amb}} \leq T_{\text{max}}$	26 26 27 27	27 28		V
V_{OL}	Low level output voltage ($R_L = 10 k\Omega$) $T_{\text{min}} \leq T_{\text{amb}} \leq T_{\text{max}}$		5	20 20	mV
SR	Slew rate $V_{CC}^+ = 15V$, $V_i = 0.5$ to $3V$, $R_L = 2k\Omega$ $C_L = 100\text{pF}$, unity gain	0.3	0.6		$\text{V}/\mu\text{s}$
GBP	Gain bandwidth product $V_{CC}^+ = 30V$, $f = 100\text{kHz}$, $V_{in} = 10\text{mV}$, $R_L = 2k\Omega$, $C_L = 100\text{pF}$	0.7	1.1		MHz

Table 3. $V_{CC}^+ = +5V$, $V_{CC}^- = \text{Ground}$, $V_o = 1.4V$, $T_{\text{amb}} = +25^\circ\text{C}$ (unless otherwise specified)

Symbol	Parameter	Min.	Typ.	Max.	Unit
THD	Total harmonic distortion $f = 1\text{kHz}$, $A_v = 20\text{dB}$, $R_L = 2\text{k}\Omega$, $V_o = 2V_{pp}$, $C_L = 100\text{pF}$, $V_o = 2V_{pp}$		0.02		%
e_n	Equivalent input noise voltage $f = 1\text{kHz}$, $R_s = 100\Omega$, $V_{CC}^+ = 30V$		55		$\frac{\text{nV}}{\sqrt{\text{Hz}}}$
V_{o1}/V_{o2}	Channel separation ⁽³⁾ $1\text{kHz} \leq f \leq 20\text{kHz}$		120		dB

- $V_o = 1.4\text{ V}$, $R_s = 0\ \Omega$, $5\text{ V} < V_{CC}^+ < 30\text{ V}$, $0 < V_{ic} < V_{CC}^+ - 1.5\text{ V}$
- The direction of the input current is out of the IC. This current is essentially constant, independent of the state of the output so there is no change in the load on the input lines.
- Due to the proximity of external components, ensure that stray capacitance between these external parts does not cause coupling. Typically, this can be detected because this type of capacitance increases at higher frequencies.

Figure 3. Open loop frequency response




Figure 4. Large signal frequency response




Figure 5. Voltage follower pulse response




Figure 6. Voltage follower pulse response




Figure 7. Input current




Figure 8. Output characteristics




Figure 9. Output characteristics




Figure 10. Current limiting




Figure 11. Input voltage range




Figure 12. Positive supply voltage




Figure 13. Input voltage range




Figure 14. Supply current




Figure 15. Input current




Figure 16. Gain bandwidth product




Figure 17. Power supply rejection ratio




Figure 18. Common mode rejection ratio





Figure 19. Phase margin vs capacitive load



4 Ordering information

Table 4. Order code

Order code	Temperature range	Package	Packaging
JLM158-die1	-55°C to +125°C	wafer	D4 ⁽¹⁾

1. Wafer tested, inked, cut on sticky foil (cardboard ring).

5 Revision history

Table 5. Document revision history

Date	Revision	Changes
18-Dec-2007	1	Initial release.

Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2007 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com