ne<mark>x</mark>peria

Important notice

Dear Customer,

On 7 February 2017 the former NXP Standard Product business became a new company with the tradename **Nexperia**. Nexperia is an industry leading supplier of Discrete, Logic and PowerMOS semiconductors with its focus on the automotive, industrial, computing, consumer and wearable application markets

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

Instead of <u>http://www.nxp.com</u>, <u>http://www.philips.com/</u> or <u>http://www.semiconductors.philips.com/</u>, use <u>http://www.nexperia.com</u>

Instead of sales.addresses@www.nxp.com or sales.addresses@www.semiconductors.philips.com, use **salesaddresses@nexperia.com** (email)

Replace the copyright notice at the bottom of each page or elsewhere in the document, depending on the version, as shown below:

- © NXP N.V. (year). All rights reserved or © Koninklijke Philips Electronics N.V. (year). All rights reserved


Should be replaced with:

- © Nexperia B.V. (year). All rights reserved.

If you have any questions related to the data sheet, please contact our nearest sales office via e-mail or telephone (details via **salesaddresses@nexperia.com**). Thank you for your cooperation and understanding,

Kind regards,

Team Nexperia



PBSS302NZ 20 V, 5.8 A NPN low V_{CEsat} (BISS) transistor Rev. 02 — 20 November 2009

Product data sheet

1. Product profile

1.1 General description

NPN low V_{CEsat} Breakthrough In Small Signal (BISS) transistor in a SOT223 (SC-73) small Surface-Mounted Device (SMD) plastic package.

PNP complement: PBSS302PZ.

1.2 Features

- Low collector-emitter saturation voltage V_{CEsat}
- High collector current capability I_C and I_{CM}
- High collector current gain (h_{FE}) at high I_C
- High efficiency due to less heat generation
- Smaller required Printed-Circuit Board (PCB) area than for conventional transistors

1.3 Applications

- DC-to-DC conversion
- MOSFET gate driving
- Motor control
- Charging circuits
- Power switches (e.g. motors, fans)

1.4 Quick reference data

Table 1. Quick reference data

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V_{CEO}	collector-emitter voltage	open base	-	-	20	V
I _C	collector current		-	-	5.8	А
I _{CM}	peak collector current	single pulse; $t_p \leq 1 \text{ ms}$	-	-	11.6	A
R _{CEsat}	collector-emitter saturation resistance	I _C = 4 A; I _B = 200 mA	<u>[1]</u> _	30	43	mΩ

[1] Pulse test: $t_p \le 300 \ \mu s$; $\delta \le 0.02$.



20 V, 5.8 A NPN low V_{CEsat} (BISS) transistor

2. Pinning information

Description	Simplified outline	Symbol		
base		-		
collector		2, 4		
emitter		1		
		3		
	collector emitter	collector 4 emitter 1 collector 1		

3. Ordering information

Table 3. Ordering information						
Type number	Package					
	Name	Description	Version			
PBSS302NZ	SC-73	plastic surface-mounted package with increased heat sink; 4 leads	SOT223			

4. Marking

Table 4. Marking codes	
Type number	Marking code
PBSS302NZ	S302NZ

20 V, 5.8 A NPN low V_{CEsat} (BISS) transistor


5. Limiting values

Table 5. In accorda	Limiting values nce with the Absolute Maximu	um Rating System (I	EC 60134).		
Symbol	Parameter	Conditions	Min	Max	Unit
V _{CBO}	collector-base voltage	open emitter	-	20	V
V _{CEO}	collector-emitter voltage	open base	-	20	V
V _{EBO}	emitter-base voltage	open collector	-	5	V
I _C	collector current		-	5.8	А
I _{CM}	peak collector current	single pulse; $t_p \leq 1 \text{ ms}$	-	11.6	A
P _{tot}	total power dissipation	$T_{amb} \le 25 \ ^{\circ}C$	<u>[1]</u> -	0.7	W
			[2] _	1.7	W
			[3] _	2	W
Tj	junction temperature		-	150	°C
T _{amb}	ambient temperature		-65	+150	°C
T _{stg}	storage temperature		-65	+150	°C

[1] Device mounted on an FR4 PCB, single-sided copper, tin-plated and standard footprint.

[2] Device mounted on an FR4 PCB, single-sided copper, tin-plated, mounting pad for collector 6 cm².

[3] Device mounted on a ceramic PCB, Al₂O₃, standard footprint.



20 V, 5.8 A NPN low V_{CEsat} (BISS) transistor


6. Thermal characteristics

Table 6.	Thermal characteristics					
Symbol	Parameter	Conditions	Min	Тур	Max	Unit
R _{th(j-a)}	thermal resistance from	in free air	<u>[1]</u> _	-	179	K/W
	junction to ambient		[2] _	-	74	K/W
			[3]	-	63	K/W
R _{th(j-sp)}	thermal resistance from junction to solder point		-	-	15	K/W

[1] Device mounted on an FR4 PCB, single-sided copper, tin-plated and standard footprint.


[2] Device mounted on an FR4 PCB, single-sided copper, tin-plated, mounting pad for collector 6 cm².

[3] Device mounted on a ceramic PCB, AI_2O_3 , standard footprint.



PBSS302NZ

20 V, 5.8 A NPN low V_{CEsat} (BISS) transistor



20 V, 5.8 A NPN low V_{CEsat} (BISS) transistor


7. Characteristics

Symbol	Parameter	Conditions		Min	Тур	Max	Unit
I _{CBO}	collector-base cut-off	$V_{CB} = 20 \text{ V}; \text{ I}_{E} = 0 \text{ A}$		-	-	100	nA
current		$V_{CB} = 20 \text{ V}; I_E = 0 \text{ A};$ $T_j = 150 \text{ °C}$		-	-	50	μA
I _{EBO}	emitter-base cut-off current	$V_{EB} = 5 V; I_{C} = 0 A$		-	-	100	nA
h _{FE}	DC current gain	V_{CE} = 2 V; I_{C} = 0.5 A	<u>[1]</u>	300	570	-	
		$V_{CE} = 2 \text{ V}; I_{C} = 1 \text{ A}$	<u>[1]</u>	300	550	-	
		$V_{CE} = 2 \text{ V}; \text{ I}_{C} = 2 \text{ A}$	[1]	250	520	-	
		$V_{CE} = 2 \text{ V}; I_{C} = 4 \text{ A}$	[1]	200	450	-	
		$V_{CE} = 2 \text{ V}; \text{ I}_{C} = 7 \text{ A}$	[1]	200	350	-	
V _{CEsat}	collector-emitter	$I_{\rm C}$ = 0.5 A; $I_{\rm B}$ = 50 mA	[1]	-	20	25	mV
	saturation voltage	I _C = 1 A; I _B = 50 mA	<u>[1]</u>	-	35	50	mV
		I _C = 1 A; I _B = 10 mA	[1]	-	50	70	mV
		$I_{C} = 2 \text{ A}; I_{B} = 40 \text{ mA}$	[1]	-	70	100	mV
		$I_{C} = 4 \text{ A}; I_{B} = 200 \text{ mA}$	[1]	-	120	170	mV
		$I_{C} = 4 \text{ A}; I_{B} = 400 \text{ mA}$	[1]	-	115	165	mV
		$I_{C} = 4 \text{ A}; I_{B} = 40 \text{ mA}$	[1]	-	155	240	mV
		$I_{C} = 5.8 \text{ A}; I_{B} = 290 \text{ mA}$	[1]	-	170	250	mV
R _{CEsat}	collector-emitter saturation resistance	$I_{C} = 4 \text{ A}; I_{B} = 200 \text{ mA}$	[1]	-	30	43	mΩ
		$I_{C} = 4 \text{ A}; I_{B} = 40 \text{ mA}$	[1]	-	38	60	mΩ
V _{BEsat}	base-emitter	$I_{C} = 1 \text{ A}; I_{B} = 100 \text{ mA}$	[1]	-	0.82	0.9	V
	saturation voltage	I _C = 4 A; I _B = 400 mA	[1]	-	0.92	1.05	V
V _{BEon}	base-emitter turn-on voltage	$V_{CE} = 2 V; I_C = 2 A$	<u>[1]</u>	-	0.75	0.85	V
d	delay time	$V_{CC} = 12.5 \text{ V}; I_{C} = 3 \text{ A};$		-	15	-	ns
t _r	rise time	I _{Bon} = 0.15 A; I _{Boff} = -0.15 A		-	40	-	ns
t _{on}	turn-on time			-	55	-	ns
t _s	storage time			-	270	-	ns
ł	fall time			-	85	-	ns
t _{off}	turn-off time			-	355	-	ns
fT	transition frequency	$V_{CE} = 10 \text{ V}; I_{C} = 100 \text{ mA};$ f = 100 MHz		-	140	-	MHz
Cc	collector capacitance	$V_{CB} = 10 \text{ V}; \text{ I}_{E} = \text{i}_{e} = 0 \text{ A};$ f = 1 MHz		-	95	150	pF

 $\label{eq:point} \begin{tabular}{ll} \mbox{Pulse test: } t_p \leq 300 \ \mu \mbox{s; } \delta \leq 0.02. \end{tabular}$


PBSS302NZ

20 V, 5.8 A NPN low V_{CEsat} (BISS) transistor



PBSS302NZ


20 V, 5.8 A NPN low V_{CEsat} (BISS) transistor



NXP Semiconductors


20 V, 5.8 A NPN low V_{CEsat} (BISS) transistor

8. Test information



20 V, 5.8 A NPN low V_{CEsat} (BISS) transistor

9. Package outline




10. Packing information

Table 8. Packing methods The indicated -xxx are the last three digits of the 12NC ordering code.[1] Packing quantity Type number Package Description Packing quantity 1000 4000 PBSS302NZ SOT223 8 mm pitch, 12 mm tape and reel -115 -135

[1] For further information and the availability of packing methods, see <u>Section 14</u>.

20 V, 5.8 A NPN low V_{CEsat} (BISS) transistor

11. Soldering



PBSS302NZ_2

Product data sheet

20 V, 5.8 A NPN low V_{CEsat} (BISS) transistor

12. Revision history

Table 9. Revision hist	ory			
Document ID	Release date	Data sheet status	Change notice	Supersedes
PBSS302NZ_2	20091120	Product data sheet	-	PBSS302NZ_1
Modifications:		eet was changed to reflect w legal definitions and disc		
	 Figure 16 "R 	eflow soldering footprint S	OT223 (SC-73)": update	d
	 Figure 17 "W 	lave soldering footprint SC	DT223 (SC-73)": updated	
PBSS302NZ_1	20060908	Product data sheet	-	-

20 V, 5.8 A NPN low V_{CEsat} (BISS) transistor

13. Legal information

Data sheet status 13.1

Document status ^{[1][2]}	Product status ^[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

The term 'short data sheet' is explained in section "Definitions". [2]

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://w

13.2 Definitions

Draft - The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

13.3 Disclaimers

General - Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information

Right to make changes - NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use - NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental

damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Limiting values - Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

Terms and conditions of sale - NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

No offer to sell or license - Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from national authorities.

Quick reference data - The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

13.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

14. Contact information

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com

PBSS302NZ


20 V, 5.8 A NPN low V_{CEsat} (BISS) transistor

15. Contents

1	Product profile 1
1.1	General description 1
1.2	Features
1.3	Applications 1
1.4	Quick reference data 1
2	Pinning information 2
3	Ordering information 2
4	Marking 2
5	Limiting values 3
6	Thermal characteristics 4
7	Characteristics 6
8	Test information 9
9	Package outline 10
10	Packing information 10
11	Soldering 11
12	Revision history 12
13	Legal information 13
13.1	Data sheet status 13
13.2	Definitions 13
13.3	Disclaimers
13.4	Trademarks 13
14	Contact information 13
15	Contents 14

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP B.V. 2009.



Date of release: 20 November 2009 Document identifier: PBSS302NZ_2

All rights reserved.

