## NCP10670B, NCP10671B, <u>NCP10672B2</u>

# High-Voltage Switcher for

The NCP1067X products integrate a fixed frequency current mode controller with a 700 V MOSFET. Available in a SOIC−7 package, the NCP1067X offer a high level of integration, including soft−start, frequency−jittering, short−circuit protection, skip−cycle, ramp compensation, and a Dynamic Self−Supply (eliminating the need for an auxiliary winding).

During nominal load operation, the NCP1067X switches at one of the available frequencies (60 or 100 kHz). When the output power demand diminishes, the IC automatically enters into a skip mode to reduce the standby consumption down.

Protection features include: a timer to detect an overload or a short−circuit event, Overvoltage Protection with auto−recovery.

For improved standby performance, the connection of an auxiliary winding or supplying the IC from the output, stops the DSS operation and helps to reduce input power consumption below 25 mW at high line.

NCP1067x can be seamlessly used both in non−isolated and in isolated topologies.

#### **Features**

- Built–in 700 V MOSFET with  $R_{DS(on)}$  of 34  $\Omega$  (NCP10670/1) and  $12 \Omega (NCP10672)$
- Large Creepage Distance Between High−Voltage Pins
- Current−Mode Fixed Frequency Operation 60 or 100 kHz
- Fixed Ramp Compensation
- Direct Feedback Connection for Non−isolated Converter
- Skip−Cycle Operation at Low Peak Currents Only
- Dynamic Self−Supply: No Need for an Auxiliary Winding
- Internal 4 ms Soft−Start
- Auto−Recovery Output Short Circuit Protection with Timer−Based Detection
- Auto−Recovery Overvoltage Protection with Auxiliary Winding Operation
- Frequency Jittering for Better EMI Signature
- No Load Input Consumption < 25 mW
- These Devices are Pb−Free and are RoHS Compliant

#### **Applications**

- Auxiliary / Standby Isolated and Non−Isolated Power Supplies
- Power Meter SMPS
- Wide Vin Low Power Industrial SMPS



#### **ON Semiconductor®**

**www.onsemi.com**





P1067 = Specific Device Code

- $x =$  Current Limit  $(0, 1, 2)$
- $y =$  Frequency (060, 100)
- A = Assembly Location
- $L = Water Lot$  $=$  Year
- Y = Pb−Free Package





#### **ORDERING INFORMATION**

See detailed ordering and shipping information on page 23 of this data sheet.



#### **Table 1. PRODUCTS INFOS & INDICATIVE MAXIMUM OUTPUT POWER**

1. Informative values only, with  $T_{amb} = 25^{\circ}C$ ,  $T_{case} = 100^{\circ}C$ , Self supply via Auxiliary winding and circuit mounted on minimum copper area as recommended.

#### **Table 2. SELECTION TABLE**





#### **Figure 1. Typical Non−Isolated Application (Buck Converter)**



**Figure 2. Typical Isolated Application (Flyback Converter)**

#### **PIN DESCRIPTION**



#### **Table 3. TYPICAL APPLICATION**



#### **Non Isolated Flyback** • If the output voltage is above 9.0 V TR<sub>1</sub> CО typ. between  $V_{CC(on)}$  level and Ы  $\bullet$ V<sub>OVP</sub> level –VCC supplied from  $C<sub>4</sub>$  $C<sub>6</sub>$  $\frac{1}{\sqrt{2}}$  output via D4  $R<sub>4</sub>$ Π 01  $R<sub>1</sub>$ **OUT** • If the output voltage is below 9.0 V,  $\overline{a}$ D4 is redundant, the IC is supplied  $D2$ from DSS  $C1$  $C<sub>2</sub>$ • Resistive divider formed by R2, R3 К AC IN RЗ sets output voltage  $GND$ DRAIN  $D<sub>4</sub>$ COMP FB **UCC** Ѩ C<sub>3</sub> C5  $IC1$  $R2$ **Isolated Flyback** TR1 • VCC supplied from auxiliary winding ∫R4  $C<sub>4</sub>$ • Optocoupler feedback, resistive  $\mathsf{D}4$ П divider formed by R6, R7 sets DЗ Þ  $\frac{D1}{D}$ output voltage  $c<sub>z</sub>$ К  $\S$ [c1  $0<sub>U</sub>$  $C<sub>2</sub>$  $\frac{1}{2}$ AC IN GND DRAIN **门** R5 R6  $\mathsf{I}$ COMP<br>UCC FB  $IC1$ cз ั C5 C6 48 K  $\frac{1}{1}$ ≘ 0K1

R7  $\mathsf{I}$ 

本

#### **Table 3. TYPICAL APPLICATION**



**Figure 3. Simplified Internal Circuit Architecture**

#### **MAXIMUM RATINGS** (All voltages related to GND terminal)



Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

2. This device contains latch−up protection and exceeds 100 mA per JEDEC Standard JESD78.



#### **Figure 4. Spike Limits**

#### **ELECTRICAL CHARACTERISTICS**

(Tj = 25°C, for min/max values Tj =  $-40^{\circ}$ C to +125°C, Vcc = 14 V unless otherwise noted)



#### **ELECTRICAL CHARACTERISTICS**

(Tj = 25°C, for min/max values Tj = −40°C to +125°C, Vcc = 14 V unless otherwise noted) (continued)



#### **ELECTRICAL CHARACTERISTICS**

(Tj = 25°C, for min/max values Tj = −40°C to +125°C, Vcc = 14 V unless otherwise noted) (continued)



TSD<sub>HYST</sub> Hysteresis in shutdown (Guaranteed by design)  $-$  - c 20 + -  $\degree$ Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

3. The final switch current is: I<sub>IPK(0)</sub> / (V<sub>in</sub>/L<sub>P</sub> + S<sub>a</sub>) x V<sub>in</sub>/L<sub>P</sub> + V<sub>in</sub>/L<sub>P</sub> x t<sub>prop</sub>, with S<sub>a</sub> the built−in slope compensation, Vin the input voltage,

L<sub>P</sub> the primary inductor in a flyback, and t<sub>prop</sub> the propagation delay..<br>4. Oscillator frequency is measured with disabled jittering.













**TYPICAL CHARACTERISTICS**

#### **TYPICAL CHARACTERISTICS** (continued)







**Figure 9. I<sub>CC1 (10670 60k) vs. Temperature Figure 10. I<sub>CC1</sub> (NCP10670 100k) vs. Temperature**</sub>



Figure 11. I<sub>CC1 (10672\_60k)</sub> vs. Temperature Figure 12. I<sub>CC1 (10672\_100k)</sub> vs. Temperature









Figure 13. I<sub>IPK(0)10670</sub> vs. Temperature **Figure 14. I<sub>IPK(0)10671</sub> vs. Temperature** 



#### **TYPICAL CHARACTERISTICS** (continued)



Figure 17. I<sub>freeze10671</sub> vs. Temperature **Figure 18. Iffreeze10672** vs. Temperature



Figure 19. R<sub>DS(on)10670/1</sub> vs. Temperature Figure 20. R<sub>DS(on)10672</sub> vs. Temperature



**Figure 21. f<sub>OSC60</sub> vs. Temperature Figure 22. fosc<sub>100</sub> vs. Temperature** 











#### **TYPICAL CHARACTERISTICS** (continued)



#### **APPLICATION INFORMATION**

#### **Introduction**

The NCP1067X offers a complete current−mode control solution. The component integrates everything needed to build a rugged and cost effective Switch−Mode Power Supply (SMPS) featuring low standby power. The Quick Selection Table is on details the differences between references, mainly peak current setpoints,  $R_{DS(on)}$  value and operating frequency.

- *Current−mode operation:* the controller uses current−mode control architecture.
- *700 V – \_ Power MOSFET:* Due to ON Semiconductor Very High Voltage Integrated Circuit technology, the circuit hosts a high−voltage power MOSFET featuring a 34 or 12  $\Omega$  R<sub>DS(on)</sub> – Tj = 25°C. This value lets the designer build a power supply up to 7.8 W operated on universal mains. An internal current source delivers the startup current, necessary to crank the power supply.
- *Dynamic Self−Supply:* Due to the internal high voltage current source, this device could be used in the application without the auxiliary winding to provide supply voltage.
- *Short circuit protection:* by permanently monitoring the COMP line activity, the IC is able to detect the presence of a short−circuit, immediately reducing the output power for a total system protection. A t<sub>SCP</sub> timer is started as soon as the COMP current is below threshold,  $I_{COMP}$  fault, which indicates the maximum peak current. If at the end of this timer the fault is still present, then the device enters a safe, auto−recovery burst mode, affected by a fixed timer recurrence, t<sub>recovery</sub>. Once the short has disappeared, the controller resumes and goes back to normal operation.
- *Built−in VCC Over Voltage Protection:* when the auxiliary winding is used to bias the  $V_{CC}$  pin (no DSS), an internal comparator is connected to  $V_{CC}$  pin. In case the voltage on the pin exceeds a level of  $V_{\text{OVP}}$  (18 V typically), the controller immediately stops switching and waits a full timer period (t<sub>recovery</sub>) before attempting to restart. If the fault is gone, the controller resumes operation. If the fault is still there, e.g. a broken opto−coupler, the controller protects the load through a safe burst mode.
- *Frequency jittering:* an internal low−frequency modulation signal varies the pace at which the oscillator frequency is modulated. This helps spreading out energy in conducted noise analysis.
- *Soft−Start:* a 4 ms soft−start ensures a smooth startup sequence, reducing output overshoots.
- *Skip*: if SMPS naturally exhibits a good efficiency at nominal load, they begin to be less efficient when the

output power demand diminishes. By skipping un−needed switching cycles, the NCP1067X drastically reduces the power wasted during light load conditions.

#### **Startup sequence**

When the power supply is first powered from the mains outlet, the internal current source (typically 8.0 mA) is biased and charges up the  $V_{CC}$  capacitor from the drain pin. Once the voltage on this  $V_{CC}$  capacitor reaches the  $V_{CC(on)}$ level (typically 9.0 V), the current source turns off and pulses are delivered by the output stage: the circuit is awake and activates the power MOSFET if the bulk voltage is above  $V_{start(min)}$  (22 V dc). Figure 33 details the simplified internal circuitry.



**Figure 33. The Internal Arrangement of the Start−up Circuitry**

Being loaded by the circuit consumption, the voltage on the V<sub>CC</sub> capacitor goes down. When V<sub>CC</sub> is below V<sub>CC(min)</sub> level (7.5 V typically), it activates the internal current source to bring  $V_{CC}$  toward  $V_{CC(on)}$  level and stops again: a cycle takes place whose low frequency depends on the  $V_{CC}$ capacitor and the IC consumption. A 1.5 V ripple takes place on the V<sub>CC</sub> pin whose average value equals (V<sub>CC(on)</sub> +  $V_{\text{CC(min)}}/2$ . Figure 34 portrays a typical operation of the DSS.



**Figure 34. The Charge/Discharge Cycle Over a 1 μF V<sub>CC</sub> Capacitor** 

As one can see, even if there is auxiliary winding to provide energy for  $V_{CC}$ , it happens that the device is still biased by DSS during start−up time or some fault mode when the voltage on auxiliary winding is not ready yet. The  $V_{CC}$  capacitor shall be dimensioned to avoid  $V_{CC}$  crosses  $V_{CC(off)}$  level, which stops operation. The  $\Delta V$  between  $V_{\text{CC}(min)}$  and  $V_{\text{CC}(off)}$  is 0.5 V. There is no current source to charge  $V_{CC}$  capacitor when driver is on, i.e. drain voltage is close to zero. Hence the  $V_{CC}$  capacitor can be calculated using

$$
C_{VCC} \ge \frac{I_{CC1}D_{max}}{f_{OSC} \cdot \Delta V}
$$
 (eq. 1)

Take the 60 kHz device as an example.  $C_{VCC}$  should be above

$$
\frac{0.84 \text{ m} \cdot 72\%}{54 \text{ kHz} \cdot 0.5} = 22 \text{ nF}
$$
 (eq. 2)

A margin that covers the temperature drift and the voltage drop due to switching inside FET should be considered, and thus a capacitor above  $0.1 \mu F$  is appropriate.

The  $V_{CC}$  capacitor has only a supply role and its value does not impact other parameters such as fault duration or the frequency sweep period for instance. As one can see on Figure 33, an internal OVP comparator, protects the switcher against lethal  $V_{CC}$  runaways. This situation can occur if the feedback loop optocoupler fails, for instance, and you would like to protect the converter against an over voltage event. In that case, the over voltage protection (OVP) circuit and immediately stops the output pulses for trecovery duration (400 ms typically). Then a new start−up attempt takes place to check whether the fault has disappeared or not. The OVP paragraph gives more design details on this particular section.

#### **Fault Condition – Short–circuit on V<sub>CC</sub>**

In some fault situations, a short−circuit can purposely occur between  $V_{CC}$  and GND. In high line conditions  $(V_{\text{HV}} = 370 \text{ V}_{\text{DC}})$  the current delivered by the startup device will seriously increase the junction temperature. For instance, since  $I<sub>start1</sub>$  equals 4 mA (the min corresponds to the highest  $T_i$ ), the device would dissipate  $370 \cdot 4$  m 1.48 W. To avoid this situation, the controller includes a novel circuitry made of two startup levels,  $I<sub>start1</sub>$ and I<sub>start2</sub>. At power–up, as long as V<sub>CC</sub> is below a 1.2 V level, the source delivers  $I<sub>start2</sub>$  (around 400  $\mu$ A typical), then, when  $V_{CC}$  reaches 1.2 V, the source smoothly transitions to  $I<sub>start1</sub>$  and delivers its nominal value. As a result, in case of short–circuit between V<sub>CC</sub> and GND, the power dissipation will drop to  $370 \cdot 400$   $\mu = 148$  mW. Figure 34 portrays this particular behavior.

The first startup period is calculated by the formula  $C \cdot V = I \cdot t$ , which implies a 1  $\mu \cdot 1.2 / 400 \mu = 3$  ms startup time for the first sequence. The second sequence is obtained by toggling the source to 8 mA with a delta V of  $V_{\text{CC(on)}}$  –  $V_{\text{CCTH}}$  = 9.0 – 1.2 = 7.8 V, which finally leads to a second startup time of  $1 \mu \cdot 7.8 / 8$  m = 975 us. The total startup time becomes  $3 m + 0.975 m = 3.975 ms$ . Please note that this calculation is approximated by the presence of the knee in the vicinity of the transition.

#### **Fault Condition – Output Short−circuit**

As soon as  $V_{CC}$  reaches  $V_{CC(on)}$ , drive pulses are internally enabled. If everything is correct, the auxiliary winding increases the voltage on the  $V_{CC}$  pin as the output voltage rises. During the start−sequence, the controller smoothly ramps up the peak drain current to maximum setting, i.e.  $I_{IPK}$ , which is reached after a typical period of 4 ms. When the output voltage is not regulated, the current coming through COMP pin is below  $I_{COMP}$  fault level (40  $\mu$ A typically), which is not only during the startup period but also anytime an overload occurs, an internal error flag is asserted, Ipflag, indicating that the system has reached its maximum current limit set point. The assertion of this flag triggers a fault counter  $t<sub>SCP</sub>$  (48 ms typically). If at counter completion,  $I_{pflag}$  remains asserted, all driving pulses are stopped and the part stays off in  $t_{recovery}$  duration (about 400 ms). A new attempt to re−start occurs and will last 48 ms providing the fault is still present. If the fault still affects the output, a safe burst mode is entered, affected by a low duty−cycle operation (11%). When the fault disappears, the power supply quickly resumes operation. Figure 35 depicts this particular mode:



**Figure 35. In Case of Short−circuit or Overload, the NCP1067X Protects Itself and the Power Supply via a Low Frequency Burst Mode. The V<sub>CC</sub> is Maintained by the Current Source and Self−supplies the Controller.** 

#### **Auto−recovery Over Voltage Protection**

The particular NCP1067X arrangement offers a simple way to prevent output voltage runaway when the optocoupler fails. As Figure 36 shows, a comparator monitors the  $V_{CC}$  pin. If the auxiliary pushes too much voltage into the  $C<sub>VCC</sub>$  capacitor, then the controller considers an OVP situation and stops the internal drivers. When an OVP occurs, all switching pulses are permanently disabled. After t<sub>recovery</sub> delay, it resumes the internal drivers. If the failure symptom still exists, e.g. feedback opto−coupler fails, the device keeps the auto−recovery OVP mode. It is recommended insertion of a resistor (*Rlimit*) between the auxiliary dc level and the  $V_{CC}$  pin to protect the IC against high voltage spikes, which can damage the IC,

and to filter out the Vcc line to avoid undesired OVP activation. *Rlimit* should be carefully selected to avoid triggering the OVP as we discussed, but also to avoid disturbing the  $V_{CC}$  in low / light load conditions.

Self−supplying controllers in extremely low standby applications often puzzles the designer. Actually, if a SMPS operated at nominal load can deliver an auxiliary voltage of an arbitrary 16 V ( $V_{\text{nom}}$ ), this voltage can drop below 10 V  $(V_{\text{stbv}})$  when entering standby. This is because the recurrence of the switching pulses expands so much that the low frequency re−fueling rate of the  $V_{CC}$  capacitor is not enough to keep a proper auxiliary voltage.



**Figure 36. A More Detailed View of the NCP1067X Offers Better Insight on How to Properly Wire an Auxiliary Winding**



Figure 37 Describes the Main Signal Variations when the Part Operates in Auto−recovery OVP:



#### **Soft−start**

The NCP1067X features a 4 ms soft−start which reduces the power−on stress but also contributes to lower the output overshoot. Figure 38 shows a typical operating waveform. The NCP1067X features a novel patented structure which offers a better soft−start ramp, almost ignoring the start−up pedestal inherent to traditional current−mode supplies:



**Figure 38. The 4 ms Soft−start Sequence**

#### **Jittering**

Frequency jittering is a method used to soften the EMI signature by spreading the energy in the vicinity of the main switching component. The NCP1067X offers a  $\pm 6\%$ deviation of the nominal switching frequency. The sweep

sawtooth is internally generated and modulates the clock up and down with a fixed frequency of 300 Hz. Figure 39 shows the relationship between the jitter ramp and the frequency deviation. It is not possible to externally disable the jitter.



**Figure 39. Modulation Effects on the Clock Signal by the Jittering Sawtooth**

#### *Ipk Reduction*

The internal peak current set−point is following the COMP current information until its level reaches  $I_{\text{Freeze}}$ . Below this value, the peak current setpoint is frozen to 30% of the  $I_{IPK(0)}$ . This value is reached at a COMP current level of I $_{\text{COMPskip}}$  (120  $\mu$ A typically). Below this point, if the output power continues to decrease, the part enters skip cycle for the best performance in no−load conditions. Figure 40 depict the adopted scheme for the part.



**Figure 40. IIPK Set−point is Frozen at Lower Power Demand**

#### *Feedback and Skip*

Figure 41 depicts the relationship between COMP pin voltage and current. The COMP pin operates linearly as the absolute value of COMP current  $(I_{COMP})$  is above 40  $\mu$ A. In this linear operating range, the dynamic resistance is 17.7 k $\Omega$  typically (R<sub>COMP(up)</sub>) and the effective pull up voltage is 2.7 V typically ( $V_{\text{COMP(REF)}}$ ). When  $I_{\text{COMP}}$  is decreases, the COMP voltage will increase to 3.2 V.



**Figure 41. COMP Pin Voltage vs. Current**

Figure 42 depicts the skip mode block diagram. When the COMP current information reaches  $I_{COMPskip}$ , the internal clock to set the flip−flop is blanked and the internal consumption of the controller is decreased. The hysteresis of internal skip comparator is minimized to lower the ripple of the auxiliary voltage for  $V_{CC}$  pin and  $V_{OUT}$  of power supply during skip mode. It easies the design of  $V_{CC}$  over load range.



**Figure 42. Skip Cycle Schematic**

#### *Ramp Compensation and Ipk Set−point*

In order to allow the NCP106X to operate in CCM with a duty cycle above 50%, a fixed slope compensation is internally applied to the current−mode control.

Here we got a table of the ramp compensation, the initial current set point, and the final current set−point of different versions of switcher.



Figure 43 depicts the variation of  $I_{IPK}$  set–point vs. the power switcher duty ratio, which is caused by the internal ramp compensation.



**Figure 43. IIPK Set−point Varies with Power Switch on Time, Which is Caused by the Ramp Compensation**

#### *FB pin function*

The FB pin is used in non isolated SMPS application only. Portion of the output voltage is connected into the pin. The voltage is compared with internal  $V_{REF}$  (3.3 V) using Operation Transconductance Amplifier (Figure 44). The OTAs output is connected to COMP pin. From the outside an user defined compensation network is connected to the COMP pin. The current capability of OTA is limited to −150 µA typically. The positive current is defined by internal  $R_{COMP(up)}$  resistor and  $V_{COMP(ref)}$  voltage. If FB path loop is broken (i.e. the FB pin is disconnected), an internal current I<sub>FB</sub>  $(1 \mu A$  typ.) will pull up the FB pin and the IC stops switching to avoid uncontrolled output voltage increasing.

In isolated topology, the FB pin should be connected to GND pin. In this configuration no current flows from OTA to COMP pin (OTA is disabled) so the OTA has no influence on regulation at all.



**Figure 44. FB Pin Connection**

#### *Design Procedure*

The design of an SMPS around a monolithic device does not differ from that of a standard circuit using a controller and a MOSFET. However, one needs to be aware of certain characteristics specific of monolithic devices. Let us follow the steps:

*Vin* min = 90 Vac or 127 Vdc once rectified, assuming a low bulk ripple

*Vin* max = 265 Vac or 375 Vdc

$$
V_{out} = 12 \text{ V}
$$

 $P_{out}$  = 5 W

Operating mode is CCM  $\eta = 0.8$ 

1. The lateral MOSFET body−diode shall never be forward biased, either during start−up (because of a large leakage inductance) or in normal operation as shown in Figure 45. This condition sets the maximum voltage that can be reflected during *toff*. As a result, the Flyback voltage which is reflected on the drain at the switch opening cannot be larger than the input voltage. When selecting components, you thus must adopt a turn ratio which adheres to the following equation:

$$
N(V_{out} + V_f) < V_{in, min} \tag{eq.3}
$$

2. In our case, since we operate from a 127 V DC rail while delivering 12 V, we can select a reflected voltage of 120 V dc maximum. Therefore, the turn ratio Np:Ns must be smaller than

$$
\frac{V_{\text{reflect}}}{V_{\text{out}} + V_{\text{f}}} = \frac{120}{12 + 0.5} = 9.6
$$
 (eq. 4)

or Np:Ns < 9.6. Here we choose  $N = 8$  in this case. We will see later on how it affects the calculation.



**Figure 45. The Drain−Source Wave Shall Always be Positive**



**Figure 46. Primary Inductance Current Evolution in CCM**

3. Lateral MOSFETs have a poorly doped body−diode which naturally limits their ability to sustain the avalanche. A traditional RCD clamping network shall thus be installed to protect the MOSFET. In some low power applications, a simple capacitor can also be used since

$$
V_{\text{drain,max}} = V_{\text{in}} + N (V_{\text{out}} + V_{\text{f}}) + I_{\text{peak}} \sqrt{\frac{L_{\text{f}}}{C_{\text{tot}}}}
$$
 (eq. 5)

where  $L_f$  is the leakage inductance,  $C_{tot}$  the total capacitance at the drain node (which is increased by the capacitor you will wire between drain and source), N the  $N_P:N_S$  turn ratio,  $V_{out}$  the output voltage, *Vf* the secondary diode forward drop and finally, *Ipeak* the maximum peak current. Worse case occurs when the SMPS is very close to regulation, e.g. the *Vout* target is almost reached and *Ipeak* is still pushed to the maximum. For this design, we have selected our maximum voltage around 650 V (at *Vin* = 375 Vdc). This voltage is given by the *RCD* clamp installed from the drain to the bulk voltage. We will see how to calculate it later on.

4. Calculate the maximum operating duty−cycle for this flyback converter operated in CCM:

$$
d_{\text{max}} = \frac{N (V_{\text{out}} + V_{\text{f}})}{N (V_{\text{out}} + V_{\text{f}}) + V_{\text{in,min}}} = \frac{1}{1 + \frac{V_{\text{in,min}}}{N (V_{\text{out}} + V_{\text{f}})}} = 0.44
$$
\n
$$
(eq. 6)
$$

5. To obtain the primary inductance, we have the choice between two equations:

$$
L = \frac{(V_{in} d)^2}{f_{sw} K P_{in}} \tag{eq. 7}
$$

where

$$
K = \frac{\Delta I_L}{I_{\text{Lavg}}} \tag{eq. 8}
$$

and defines the amount of ripple we want in CCM (see Figure 46 ).

- *Small K*: deep CCM, implying a large primary inductance, a low bandwidth and a large leakage inductance.
- *Large K*: approaching DCM where the RMS losses are worse, but smaller inductance, leading to a better leakage inductance.

From eq.17, a *K* factor of 1 (50% ripple), gives an inductance of:

$$
L = \frac{(127 \cdot 0.44)^2}{60k \cdot 1 \cdot 5} = 10.04 \text{ mH}
$$
 (eq. 9)

$$
\Delta I_{L} = \frac{V_{in}d}{LF_{SW}} = \frac{127 \cdot 0.44}{10.04 \text{ m} \cdot 60 \text{ k}} 92.8 \text{ mA}
$$
 (eq. 10)

peak to peak

I

The peak current can be evaluated to be:

$$
I_{\text{peak}} = \frac{I_{\text{avg}}}{d} + \frac{\Delta I_{\text{L}}}{2} = \frac{49.2 \text{ m}}{0.44} + \frac{92.8 \text{ m}}{2} = 158 \text{ mA}
$$
\n(eq. 11)

On, 
$$
I_1
$$
 can also be calculated:

$$
I_{\text{Lavg}} = I_{\text{peak}} - \frac{\Delta I_{\text{L}}}{2} = 158 \text{ m} - \frac{92.8 \text{ m}}{2} = 111.6 \text{ mA}
$$
\n(eq. 12)

6. Based on the above numbers, we can now evaluate the conduction losses:

$$
d_{\text{,rms}} = \sqrt{d \left( l_{\text{peak}}^2 - l_{\text{peak}} \Delta l_L + \frac{\Delta l_L^2}{3} \right)} =
$$

$$
= \sqrt{d \left( l_{\text{peak}}^2 - l_{\text{peak}} \Delta l_L + \frac{\Delta l_L^2}{3} \right)} = 57 \text{ mA}
$$
(eq. 13)

If we take the maximum  $R_{ds(0n)}$  for a 125<sup>o</sup>C junction temperature, i.e. 34  $\Omega$ , then conduction losses worse case are:

$$
P_{\text{cond}} = I_{d,dms}^2 R_{ds \text{ (on)}} = 110 \text{mW}
$$
 (eq. 14)

7. Off−time and on−time switching losses can be estimated based on the following calculations:

$$
P_{\text{off}} = \frac{I_{\text{peak}} (V_{\text{bulk}} + V_{\text{clamp}}) t_{\text{off}}}{2T_{\text{SW}}} =
$$
  
= 
$$
\frac{0.158 \cdot (127 + 100 \cdot 2) \cdot 10 \text{ n}}{2 \cdot 16.7 \text{ }\mu} = 15.5 \text{ mW}
$$
 (eq. 15)

Where, assume the  $V_{\text{clamp}}$  is equal to 2 times of reflected voltage.

$$
P_{on} = \frac{I_{valley} (V_{bulk} + N (V_{out} + V_f)) t_{on}}{6T_{SW}} =
$$
  
= 
$$
\frac{0.0464 \cdot (127 + 100 \cdot 2) \cdot 20 n}{6 \cdot 16.7 \mu} = 2.1 \text{ mW}
$$
 (eq. 16)

It is noted that the overlap of voltage and current seen on MOSFET during turning on and off duration is dependent on the snubber and parasitic capacitance seen from drain pin. Therefore the  $t_{off}$  and  $t_{on}$  in eq. 15 and eq. 16 have to be modified after measuring on the bench.

- 8. The theoretical total power is then  $117 + 15.5 + 2.1 = 127.6$  mW
- 9. If the NCP106X operates at DSS mode, then the losses caused by DSS mode should be counted as losses of this device on the following calculation:

$$
P_{DSS} = I_{cc1} \cdot V_{in,max} = 0.8 \text{ m} \cdot 375 = 300 \text{ mW}_{(eq. 17)}
$$

#### **MOSFET Protection**

As in any Flyback design, it is important to limit the drain excursion to a safe value, e.g. below the MOSFET BVdss

which is 700 V. Figure 47 *a−b−c* present possible implementations:



**Figure 47. Different Options to Clamp the Leakage Spike**

*Figure 47a*: the simple capacitor limits the voltage according to the lateral MOSFET body−diode shall never be forward biased, either during start−up (because of a large leakage inductance) or in normal operation as shown by Figure 45. This condition sets the maximum voltage that can be reflected during *toff*. As a result, the flyback voltage which is reflected on the drain at the switch opening cannot be larger than the input voltage. When selecting components, you must adopt a turn ratio which adheres to the following equation *eq. 5.* This option is only valid for low power applications, e.g. below 5 W, otherwise chances exist to destroy the MOSFET. After evaluating the leakage inductance, you can compute C with (eq. 6). Typical values are between 100 pF and up to 470 pF. Large capacitors increase capacitive losses…

*Figure 47b*: the most standard circuitry is called the *RCD* network. You can calculate *Rclamp* and *Cclamp* using the following formula:

$$
R_{\text{clamp}} = \frac{2 V_{\text{clamp}} (V_{\text{clamp}} + (V_{\text{out}} + V_{\text{f}}) N)}{L_{\text{leak}} l_{\text{leak}}^2 F_{\text{sw}}}
$$
 (eq. 18)

$$
C_{\text{clamp}} = \frac{V_{\text{clamp}}}{V_{\text{ ripple}} F_{\text{sw}} R_{\text{clamp}}}
$$
 (eq. 19)

 $V_{\text{clamp}}$  is usually selected 50 – 80 V above the reflected value *N* x ( $V_{out}$  +  $V_f$ ). The diode needs to be a fast one and a MUR160 represents a good choice. One major drawback of the RCD network lies in its dependency upon the peak current. Worse case occurs when *Ipeak* and *Vin* are maximum and *Vout* is close to reach the steady−state value.

*Figure 47c*: this option is probably the most expensive of all three but it offers the best protection degree. If you need a very precise clamping level, you must implement a zener diode or a TVS. There are little technology differences behind a standard zener diode and a TVS. However, the die

area is far bigger for a transient suppressor than that of zener. A 5 W zener diode like the 1N5388B will accept 180 W peak power if it lasts less than 8.3 ms. If the peak current in the worse case (e.g. when the PWM circuit maximum current limit works) multiplied by the nominal zener voltage exceeds these 180 W, then the diode will be destroyed when the supply experiences overloads. A transient suppressor like the P6KE200 still dissipates 5 W of continuous power but is able to accept surges up to 600 W  $\omega$  1 ms. Select the zener or TVS clamping level between 40 to 80 volts above the reflected output voltage when the supply is heavily loaded.

As a good design practice, it is recommended to implement one of this protection to make sure Drain pin voltage doesn't go above 650 V (to have some margin between Drain pin voltage and BVdss) during most stringent operating conditions (high Vin and peak power).

#### *Power Dissipation and Heatsinking*

The NCP1067X welcomes two dissipating terms, the DSS current−source (when active) and the MOSFET. Thus,  $P_{tot} = P_{DSS} + P_{MOSFET}$ . It is mandatory to properly manage the heat generated by losses. If no precaution is taken, risks exist to trigger the internal thermal shutdown (TSD). To help dissipating the heat, the PCB designer must foresee large copper areas around the package. When the package is surrounded by a surface approximately 200 mm<sup>2</sup> of 35  $\mu$ m copper, the maximum power the device can thus evacuate is:

$$
P_{\text{max}} = \frac{t_{j\text{max}} - t_{\text{ambmax}}}{R_{\text{theta}}}
$$
 (eq. 20)

 which gives around 862 mW for an ambient of 50°C and a maximum junction of 150°C. If the surface is not large enough, the  $R_{\theta JA}$  is growing and the maximum power the device can evacuate decreases. Figure 48 gives a possible layout to help drop the thermal resistance.



**Figure 48. A Possible PCB Arrangement to Reduce the Thermal Resistance Junction−to−Ambient**

#### **Bill of Material:**

- C1 Bulk capacitor, input DC voltage is connected
- to the capacitor
- C2, R1, D1 Clamping elements
- C<sub>3</sub> Vcc capacitor
- OK1 Optocoupler

#### **ORDERING INFORMATION**



†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.





= Work Week W

= Pb−Free Package

(Note: Microdot may be in either location)

\*This information is generic. Please refer to device data sheet for actual part marking. Pb−Free indicator, "G", may or not be present. Some products may not follow the Generic Marking.



Mounting Techniques Reference Manual, SOLDERRM/D.

onsemi, ONSOMI., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. **onsemi** owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property.<br>A listing of **onsemi**'s product/pate of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products<br>and applications using **onsemi** or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates,<br>and distributors harmless against associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal<br>Opportunity/Affirmative Action Employer. Thi

#### **PUBLICATION ORDERING INFORMATION**

#### **LITERATURE FULFILLMENT**:

#### **Email Requests to:** orderlit@onsemi.com

#### **TECHNICAL SUPPORT North American Technical Support:**

**onsemi Website:** www.onsemi.com

Voice Mail: 1 800−282−9855 Toll Free USA/Canada Phone: 011 421 33 790 2910

**Europe, Middle East and Africa Technical Support:** Phone: 00421 33 790 2910 For additional information, please contact your local Sales Representative

◊