ON Semiconductor

Is Now

# onsemi 

To learn more about onsemi ${ }^{T M}$, please visit our website at www.onsemi.com

[^0]
## LV8402GP

## Bi-CMOS IC

## 2ch Forward/Reverse Motor Driver <br> Application Note

## ON Semiconductor ${ }^{\text {® }}$

http:/lonsemi.com

## Overview

LV8402GP is a 2ch forward/reverse motor driver IC using D-MOS FET for output stage. As MOS circuit is used, it supports the PWM input. Its features are that the on resistance ( $0.75 \Omega \mathrm{typ}$ ) and current dissipation are low.
It also provides protection functions such as heat protection circuit and reduced voltage detection and is optimal for the motors that need high-current.

## Function

- 2ch forward/reverse motor driver.
- Low power consumption
- Low-ON resistance $0.75 \Omega$.
- Built-in EXTRA mode for PWM port reduction when a motor drives by two phase excitation.
- Built-in low voltage reset and thermal shutdown circuit.
- 4 mode function forward/reverse, brake and standby
- Built-in charge pump.


## Typical Applications

- SLR-Camera lens anti-shake/lris/auto focus control
- LCD projector lens focus /pan-tilt drive
- Battery powered toys and games
- Portable printers/scanners
- Robotic actuators and pumps


## Package Dimensions

unit : mm (typ)

Pin Assignment


## Block Diagram



* Connect a kickback absorption capacitor as near as possible to the IC. Coil kickback may cause increase in VM line voltage, and a voltage exceeding the maximum rating may be applied momentarily to the IC, which results in deterioration or damage of the IC



## Specifications

Maximum Ratings at $\mathrm{Ta}=25^{\circ} \mathrm{C}$, SGND $=$ PGND $=0 \mathrm{~V}$

| Parameter | Symbol | Conditions | Ratings | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Power supply voltage (for load) | VM max |  | -0.5 to 16.0 | V |
| Power supply voltage (for control) | $V_{\text {CC }}$ max |  | -0.5 to 6.0 | V |
| Output current | IO max |  | 1.4 | A |
| Output peak current | Io peak | $\mathrm{t} \leq 10 \mathrm{~ms}$ | 2.5 | A |
| Input voltage | $V_{\text {IN }}$ max |  | -0.5 to $\mathrm{V}_{\mathrm{CC}}+0.5$ | V |
| Allowable power dissipation | Pd max | Mounted on a specified board* | 1050 | mW |
| Operating temperature | Topr |  | -30 to +85 | ${ }^{\circ} \mathrm{C}$ |
| Storage temperature | Tstg |  | -55 to +150 | ${ }^{\circ} \mathrm{C}$ |

* Specified board : $40.0 \mathrm{~mm} \times 50.0 \mathrm{~mm} \times 0.8 \mathrm{~mm}, 4$ Layer glass epoxy board.

Caution 1) Absolute maximum ratings represent the value which cannot be exceeded for any length of time.
Caution 2) Even when the device is used within the range of absolute maximum ratings, as a result of continuous usage under high temperature, high current, high voltage, or drastic temperature change, the reliability of the IC may be degraded. Please contact us for the further details.

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

Recommended Operating Conditions at $\mathrm{Ta}=25^{\circ} \mathrm{C}$

| Parameter | Symbol | Conditions | Ratings |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | min | typ | max |  |
| Power supply voltage (VM pin) | VM |  | 1.5 |  | 15,0 | V |
| Power supply voltage ( $\mathrm{V}_{\mathrm{CC}} \mathrm{pin}$ ) | $\mathrm{V}_{\mathrm{CC}}$ |  | 2.8 |  | 5.5 | V |
| Input signal voltage | $V_{\text {IN }}$ |  | 0 |  | $\mathrm{V}_{\mathrm{CC}}$ | V |
| Input signal frequency | f max |  |  | 200 |  | kHz |

Electrical Characteristics at $\mathrm{Ta}=25^{\circ} \mathrm{C}, \mathrm{V} C \mathrm{C}=3.0 \mathrm{~V}, \mathrm{VM}=6.0 \mathrm{~V}, \mathrm{SGND}=\mathrm{PGND}=0 \mathrm{~V}$, unless otherwise specified.

| Parameter |  | Symbol | Conditions | Remarks | Ratings |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | min |  |  | typ | max |  |
| Standby load current drain |  |  | IMO | EN1=EN2=0V, EXTRA=3V | 1 |  |  | 1.0 | $\mu \mathrm{A}$ |
| Standby control current drain |  | ICO | EN1 $=E N 2=1 N 1=1 N 2=I N 3=1 N 4=0 \mathrm{~V}$ | 2 |  |  | 1.0 | $\mu \mathrm{A}$ |
| Operating control current drain |  | IC1 | EN=3V, with no load | 3 |  | 0.85 | 1.2 | mA |
| High-level input voltage |  | $\mathrm{V}_{\mathrm{IH}}$ | $2.7 \leq \mathrm{V}_{\mathrm{CC}} \leq 5.5 \mathrm{~V}$ |  | $\begin{array}{r} 0.6 \times V_{C} \\ C \end{array}$ |  | $\mathrm{V}_{\mathrm{CC}}$ | V |
| Low-level input voltage |  | $\mathrm{V}_{\text {IL }}$ | $2.7 \leq \mathrm{V}_{\mathrm{CC}} \leq 5.5 \mathrm{~V}$ |  | 0 |  | $\begin{array}{r} 0.2 \times \mathrm{V}_{\mathrm{C}} \\ \mathrm{C} \\ \hline \end{array}$ | V |
| High-level input current (IN1, IN2, IN3, IN4, EN1, EN2) |  | ${ }^{1} \mathrm{H}$ | $\mathrm{V}_{\text {IN }}=3 \mathrm{~V}$ | 4 |  | 15 | 25 | $\mu \mathrm{A}$ |
| Low-level input current (IN1, IN2, IN3, IN4, EN1, EN2) |  | IIL | $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}$ | 4 | -1.0 |  |  | $\mu \mathrm{A}$ |
| Pull-down resistance value |  | RDN | IN1, IN2, IN3, IN4, EN1, EN2 | 4 | 100 | 200 | 400 | $\mathrm{k} \Omega$ |
| High-level input current 2 <br> (IN1, IN2, IN3, IN4, EN1, EN2) |  | ${ }^{1} H^{2}$ | $\mathrm{V}_{\mathrm{IN}}=3 \mathrm{~V}$ | 5 |  |  | 1.0 | $\mu \mathrm{A}$ |
| Low-level input current 2(IN1, IN2, IN3, IN4, EN1, EN2) |  | ${ }_{1 / 2}{ }^{2}$ | $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}$ | 5 | -25 | -15 |  | $\mu \mathrm{A}$ |
| Pull-up resistance value |  | RUP | EXTRA | 5 | 100 | 200 | 400 | $\mathrm{k} \Omega$ |
| Charge pump voltage |  | VG | $\mathrm{V}_{\mathrm{CC}}+\mathrm{VM}$ |  | 8.5 | 9.0 | 9.5 | V |
| Output ON resistance 1 |  | RON1 | Sum of top and bottom sides ON resistance. | 6 |  | 0.75 | 1.2 | $\Omega$ |
| Output ON resistance 2 |  | RON2 | Sum of top and bottom sides ON resistance. $\mathrm{V}_{\mathrm{CC}}=2.8 \mathrm{~V}$ | 6 |  | 1.0 | 1.5 | $\Omega$ |
| Low-voltage detection voltage |  | VCS | $\mathrm{V}_{\mathrm{CC}}$ pin voltage is monitored | 7 | 2.15 | 2.30 | 2.45 | V |
| Thermal shutdown temperature |  | Tth | Design guarantee value * | 8 | 150 | 180 | 210 | ${ }^{\circ} \mathrm{C}$ |
| Output block | Turn-on time | TPLH | When no load. Design guarantee value * | 9 |  | 0.3 | 0.5 | $\mu \mathrm{S}$ |
|  |  |  | When no load. | 10 |  | 100 | 200 | nS |
|  | Turn-off time | TPHL | When no load. Design guarantee value * | 9 |  | 0.35 | 0.6 | $\mu \mathrm{S}$ |
|  |  |  | When no load. | 10 |  | 100 | 200 | nS |

* : Design guarantee value and no measurement is preformed.


## Remarks

1. Current consumption when output at the VM pin is off.
2. Current consumption at the $\mathrm{V}_{\mathrm{C}}$ for standby mode.
3. $\mathrm{EN} 1=3 \mathrm{~V}$ (IC starts) shows the current consumption of the $\mathrm{V}_{\mathrm{CC}}$ pin.
4. Pins $\operatorname{IN} 1,2,3,4, \mathrm{EN} 1$, and EN 2 are all pulled down according to resistance.
5. EXTRA pin is pulled up according to resistance.
6. Sum of upper and lower saturation voltages of OUT pin divided by the current.
7. All power transistors are turned off if a low $\mathrm{V}_{\mathrm{CC}}$ condition is detected.
8. All output transistors are turned off if the thermal protection circuit is activated. They are turned on again as the temperature goes down.
9. Rising time from 10 to $90 \%$ and falling time from 90 to $10 \%$ are specified.
10. The change of the voltage of the input pin provides for time until the voltage of the terminal OUT changes by $10 \%$ at the time of $50 \%$ of $\mathrm{V}_{\mathrm{C}}$.


Truth Table

| EXTRA | $\begin{aligned} & \hline \text { EN1 } \\ & \text { (EN2) } \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { IN1 } \\ & (\mathrm{IN} 3) \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { IN2 } \\ & \text { (IN4) } \end{aligned}$ | OUT1 <br> (OUT3) | $\begin{aligned} & \text { OUT2 } \\ & \text { (OUT4) } \end{aligned}$ | Charge pump | Mode |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| H | H | H | H | Z | Z | ON | Stand-by |
|  |  | H | L | L | H |  | Reverse |
|  |  | L | H | H | L |  | Forward |
|  |  | L | L | L | L |  | Brake |
|  | L | - | - | L | L | OFF | Stand-by |
| L | H | H | - | L | H | ON | Reverse |
|  |  | L | - | H | L |  | Forward |
|  | L | - | - | L | L |  | Brake |

- In the standby mode, current consumption vanishes.
* All power transistors turn off and the motor stops driving when the IC is detected in low voltage or thermal protection mode.


## Usage Notes

- 2ch parallel connection

If use of high current is required, you can connect 2 H Bridges in parallel to drive 1 DC motor.
By connecting IN1-IN3, IN2-IN4, EN1-EN2, OUT1-OUT3, and OUT2-OUT4 respectively, ON resistance is reduced by half and current capacity doubles.


- Charge pump circuit is integrated.

VG voltage (VM+VCC) drives the gate of the upper power transistor.
VCC voltage drives the gate of the lower power transistor.
The characteristics of the on resistance of output power transistor is independent of VM voltage, but dependent on VCC voltage.

Pin Functions

| Pin No. | Pin name | Description | Equivalent circuit |
| :---: | :---: | :---: | :---: |
| $\begin{aligned} & 20 \\ & 21 \end{aligned}$ | $\begin{aligned} & \text { C1H } \\ & \text { VG } \end{aligned}$ | Step-up capacitor connection pin. |  |
| 17 | EXTRA | Extra logic pin. <br> (Logic switch for PWM) |  |
| $\begin{aligned} & 16 \\ & 12 \\ & 15 \\ & 14 \\ & 11 \\ & 10 \end{aligned}$ | EN1 <br> EN2 <br> IN1 <br> IN2 <br> IN3 <br> IN4 | Driver output switching. <br> Logic enable pin. <br> (Pull-down resistor incorporated) |  |
| $\begin{aligned} & 1 \\ & 2 \\ & 5 \\ & 6 \end{aligned}$ | OUT1 <br> OUT2 <br> OUT3 <br> OUT4 | Driver output. |  |
| $\begin{gathered} 8,9, \\ 22,23 \end{gathered}$ | VM | Motor block power supply. |  |
| 13 | $\mathrm{V}_{\mathrm{CC}}$ | Logic block power supply. |  |
| 18 | SGND | Control block ground. |  |
| 3, 4 | PGND | Driver block ground. |  |

## Reference data










## APPLICATION INFORMATION

1.Charge pump circuit

In LV8402GP, Nch-MOSFET is used in the upper and lower output transistor. And to drive the gate of the upper Nch-MOSFET, charge pump circuit is integrated.
By connecting capacitor between C1L and C1H and another capacitor between VG and SGND, the voltage of $\mathrm{VM}+\mathrm{VCC}$ is generated in VG.
The recommended capacitor between C 1 L and $\mathrm{C} 1 \mathrm{H}: 0.01 \mu \mathrm{~F} / 25 \mathrm{~V}$ The assumed value: $0.0047 \mu \mathrm{~F}$ to $0.1 \mu \mathrm{~F}$.
The recommended capacitor between VG and SGND: $0.1 \mu \mathrm{~F} / 25 \mathrm{~V}$ The assumed value: $0.047 \mu \mathrm{~F}$ to $1 \mu \mathrm{~F}$.
The capacitance influences the capability of load current of VG voltage.
Charge pump waveform example


C1L pin OV to VCC pulse
C 1 H pin VM to ( $\mathrm{VM}+\mathrm{VCC}$ ) pulse VG pin $\quad V M+V C C$ voltage

## 2. Thermal Shutdown

The LV8402GP will disable the outputs if the junction temperature reaches $180^{\circ} \mathrm{C}$.
When temperature falls $30^{\circ} \mathrm{C}$, the IC outputs a set output mode.

$$
\begin{aligned}
\mathrm{TSD} & =180^{\circ} \mathrm{C}(\text { typ }) \\
\Delta \mathrm{TSD} & =30^{\circ} \mathrm{C}(\mathrm{typ})
\end{aligned}
$$

## 3. Low voltage protection function

When the power supply voltage is as follows 2.3 V in LV8402GP, OFF does the output.
When the power supply voltage is as above typical 2.38 V , the IC outputs a set state.

Motor connecting figure

- stepping motor connect (1-2phase excitation , 2phase excitation nomal mode)

- stepping motor connect (2-phase excitation extra mode)


- DC motor parallel connect


The capacitor C1 and C3 are used to stabilize power supply. And capacitance is variable depends on board layout, capability of motor or power supply.
Recommendation range for C : approx. $0.1 \mu \mathrm{~F}$ to $10 \mu \mathrm{~F}$
Recommendation range for C 2 : approx. $0.01 \mu \mathrm{~F}$ to $1 \mu \mathrm{~F}$ In order to set an optimum capacitance for stable power supply, make sure to confirm the waveform of the supply voltage of a motor under operation

Operation principal

- Full-Step Drive (2 phase excitation drive) normal mode

Motor advances 90 degree by inputting 1 step.



Phase A -
Phase B -
Phase A Phase B +

- Full-Step Drive (2 phase excitation drive) EXTRA mode EXTRA pin = Low Motor advances 90 degree by inputting 1 step.


Phase A + Phase B -


Phase A Phase B -

Phase A +
Phase B +

Phase A Phase B +

- Half-Step Drive (1-2 phase excitation drive)

Motor advances 45 degree by inputting 1 step.


## Waveform example



No load VCC=3V VM=6V EN1="H" IN2="L" Time scale expansion "fall time"


No load VCC=3V VM=12V EN1="H" IN2="L"


No load VCC=3V VM=6V EN="H", IN2="H"


No load VCC=3V VM=6V EN1="H" IN2="L" Time scale expansion "rise time"


No load VCC=3V VM=12V EN1="H" IN2="L" Time scale expansion "rise time"


## Evaluation board description

1.Evaluation board circuit diagram


Board view


Board layout


Bill of Materials for LV8402GP Evaluation Board

| Designator | Qty | Description | Value | Tol | Footprint | Manufacturer | Manufacturer Part Number | Substitution Allowed | Lead Free |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |  |
| IC1 | 1 | Motor Driver |  |  | VCT24 | ON <br> Semiconductor | LV8402GP | No | Yes |
| C1 | 1 | VM Bypass capacitor | $\begin{aligned} & 10 \mu \mathrm{~F} \\ & 50 \mathrm{~V} \end{aligned}$ |  |  | SUN Electronic Industries | 50ME10HC | Yes | Yes |
| C3 | 1 | VCC Bypass capacitor | $\begin{aligned} & 0.1 \mu \mathrm{~F} \\ & 100 \mathrm{~V} \end{aligned}$ |  |  | murata | GRM188R72A 104KA35D | Yes | Yes |
| C4 | 1 | Charge pump capacitor1 | $\begin{aligned} & 0.1 \mu \mathrm{~F} \\ & 100 \mathrm{~V} \end{aligned}$ |  |  | murata | GRM188R72A 104KA35D | Yes | Yes |
| C5 | 1 | Charge pump capacitor2 | $\begin{aligned} & 0.1 \mu \mathrm{~F} \\ & 100 \mathrm{~V} \end{aligned}$ |  |  | murata | $\begin{gathered} \text { GRM188B11H } \\ 103 \mathrm{~K} \end{gathered}$ | Yes | Yes |
| SW1-SW7 | 7 | Switch |  |  |  | MIYAMA | MS-621-A01 | Yes | Yes |
| TP1-TP14 | 14 | Test points |  |  |  | MAC8 | ST-1-3 | Yes | Yes |



- Connect OUT1 and OUT2, OUT3 and OUT4 to a DC motor each.
- Connect the motor power supply with the terminal VM, the control power supply with the terminal VCC. Connect the GND line with the terminal GND.
- DC motor becomes the predetermined output state corresponding to the input state by inputting a signal such as the following truth value table into EN1, EN2, IN1~IN4.
- See the table in p. 5 for further information on input logic.

DC motor load VCC=3V VM=6V EN1="H", IN2="L"
Current waveform example "motor start"


High current flows when the DC motor starts to rotate. After a while, induced voltage "Ea" is generated from motor and current value gradually decreases in the course of motor rotation.
Given that the coil resistor is Rcoil, motor supply voltage is Vm, the motor current Im is obtained as follows: Im= (Vm-Ea) /Rcoil

DC motor load $V C C=3 V$ VM=6V EN1="H", IN2="L" Current waveform example "brake current"


By setting brake mode while the DC motor is under rotation, DC motor becomes short-brake state and thereby decreases rotation count rapidly.
In this case, the current of $\mathrm{Im}=E a /$ Rcoil flows reversely due to the induced voltage Ea generated while the motor was under rotation. And by stopping the rotation of DC motor, Ea becomes 0 . Therefore, the current also becomes 0 .

DC motor load VCC=3V VM=6V EN1="H"
Current waveform example "active reverse brake current"


If a direction of rotation is switched while the DC motor is under rotation, torque for reverse rotation is generated. Therefore, the change of rotation takes place more abruptly.
In this case, since the voltage of VM is added as well as the induced voltage Ea that occurred during the motor rotation, the following current flows: $\mathrm{Im}=(\mathrm{VM}+$ Ea $) /$ Rcoil
Since this driving method generates the highest current at the startup of DC motor, if the current value exceeds the lomax, it is recommended to set brake mode between forward and reverse to reduce induced voltage.


- Connect a stepping motor with OUT1, OUT2, OUT3 and OUT4.
- Connect the motor power supply with the terminal VM, the control power supply with the terminal VCC. Connect the GND line with the terminal GND.
- STP motor drives it in an Full-Step, Half-Step by inputting a signal such as follows into EN1,EN2,IN1~IN4.
- For input signal to function generator, refer to p. 12 and p. 13 .

To reverse motor rotation, make sure to input signal to outward direction.

OUTLINE DRAWING


## Recommended Soldering Footprint



|  |  |  |  |  | (Unit:m0) |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Reference syabol | Packages name |  |  |  |  |
|  | VCT/VCT16(2. 6X2.6) | VCT/VCT20(2.6X2.6) | VCT/UCT20 $3,0 \times 3,0)$ | VCT/UCT24(3.0×3.0) | VCT/UCT24(3.5X3.5) |
| eD | 2,30 | 2,30 | 2, 70 | 2, 70 | 3.20 |
| eE | 2,30 | 2,30 | 2, 70 | 2, 70 | 3.20 |
| 回 | 0.50 | 0.40 | 0.50 | 0.40 | 0.50 |
| $\mathrm{b}_{3}$ | 0,30 | 0, 19 | 0,30 | 0, 19 | 0.30 |
| 11 | 0,70 | 0,70 | 0,70 | 0,70 | 0.70 |
| C | 0,20 | 0,20 | 0,20 | 0,20 | 0.20 |


#### Abstract

ON Semiconductor and the ON logo are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.


[^0]:    
    
    
    
    
    
    
    
    
    
    
    
     Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner. Other names and brands may be claimed as the property of others.

