# Multi-Mode Controller with HV Section for Offline Power Supplies

## NCP12601

The NCP12601 is a highly integrated multi−mode flyback controller capable of controlling rugged and high−performance off−line power supplies as required by adapter applications. This multi−mode flyback controller implementing the valley switching mode together with low loss $V_{CC}$ bias and auto−tune OCP for wide−range $V_{OUT}$ applications, such as USB−PD. High−Voltage section featuring the High−Voltage Startup, X2 Discharger, Brownout Detection and Line Over−Voltage Protection greatly simplifies the design of the auxiliary power supply.

The controller operates as a variable frequency controller. In high power conditions, the part can operate in continuous conduction mode (CCM). As the load is getting lighter, the converter enters the discontinuous conduction mode (DCM) of operation and synchronizes the turn−on event with the minimum of the drain voltage. This system works down to the $32^{th}$ valley and toggles to frequency variation mode.

Adjustable over power protection ensures a flat output power level regardless of the operating input voltage. Slope compensation is ensured via the insertion of a resistor in series with the current sense pin.

Over temperature protection (OTP) is implemented at the current sense pin and requires the connection of a simple NTC resistance to the auxiliary winding. Over voltage protection (OVP) is done by sampling the auxiliary plateau but also the VCC pin.

The no−load standby power, low−load efficiency and acoustic noise can be optimized through the numerous configuration options for frozen peak current setpoint, count of pulses in skip mode, skip mode enter level, etc. The variable frequency ramp slope can be set internally as well.

### Features

- Integrated 750 V High−Voltage Startup Circuit with Brownout Detection and Line Over−Voltage Protection
- Integrated X2 Capacitor Discharge Capability
- Variable Frequency Operation
- Valley Switching in Discontinuous Conduction Mode for Improved Efficiency
- Valley Lockout Option
- 65 kHz / 100 kHz / 130 kHz / 200 kHz Switching Frequency Options
- Low−loss $V_{CC}$ Bias
- Auto−tune and Dual Level Over−current Protection
- Adjustable Over Power Protection
- 64−ms Overload and 16−ms Peak Power Timers
- Proprietary Quiet Skip Cycle
- Auto−recovery / Latched Short Circuit Protection – Pre−short Compatible

## ON Semiconductor®

### MARKING DIAGRAM

SOIC−7
CASE 751U−01

8

1

8

1

12601xx
ALYW

12601XX = Specific Device Code
A = Assembly Location
L = Wafer Lot
Y = Year
W = Work Week
▪ = Pb−Free Package

### PIN CONNECTIONS

ZCD /OPP — HV
FB
CS — VCC
GND — DRV

SOIC−7

### ORDERING INFORMATION

# NCP12601

- 5−ms Soft Start on both Peak Current and Frequency for Low Stress on Synchronous Rectifier
- Frequency Jitter for better EMI Signature
- Over Voltage Protection with Precise Auxiliary Voltage Sampling Event
- Over Temperature Protection on CS Pin
- These are Pb−Free Devices

**Typical Applications**
- USB PD Adapters
- Ac−dc Adapters for Notebooks
- Auxiliary/Housekeeping Power Supplies
- Printer Power Supply

**Typical Application Example**



**Figure 1. Flyback Converter Application Using the NCP12601**

Table 1. PIN FUNCTION DESCRIPTION

| Pin No | Pin Name | Function | Pin Description |
|---|---|---|---|
| 1 | ZCD/OPP/Fault | Detects core reset in QR operation. Latches off the part in OVP. Adjusts OPP level. | A resistive bridge from this pin to the auxiliary winding adjusts the OPP level and lets the controller observe the core magnetic state. A precise OVP level can be set. |
| 2 | FB | Feedback | An opto−coupler collector to ground controls the output regulation. |
| 3 | CS | Current Sense | This input senses the primary current for current−mode operation, and offers an overpower compensation adjustment. This pin implements over voltage protection as well. |
| 4 | GND | – | The controller ground |
| 5 | DRV | Drive output | Drives external MOSFET |
| 6 | VCC | Vcc input | This supply pin accepts up to 37 Vdc, with overvoltage detection. The pin is connected to an external auxiliary voltage. |
| – | – | Creepage distance | – |
| 8 | HV | High−voltage pin | Connects to the rectified ac line to perform the functions of start−up current source, Self−Supply, brown−out detection and X2 capacitor discharge function and the HV sensing for the overpower protection purposes. **It is not allowed to connect this pin to a dc voltage in case that X2 discharge device option is set.** |

# NCP12601

## ORDERING INFORMATION

| Ordering Part No. | BO Level | Fault | Auto Tune OCP | Multi Mode | OCP/ OLM | Frequency | Package | Shipping† |
|---|---|---|---|---|---|---|---|---|
| NCP12601AAD1R2G | 111–103 V | Latched | Enabled | Multi–Mode | OCP only | 65 Hz | SOIC–7 (Pb– Free) | 2500 / Tape & Reel |

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D

## Table 2. SPECIFIC DEVICE SETUP

| Firmware name | | NCP12601 AA |
|---|---|---|
| NCP12601 parameters | | |
| **Oscillator** | | |
| Nominal switching frequency | 65 kHz; 100 kHz; 130 kHz; 200 kHz | 65 kHz |
| $V_{CC(ON)}$ level | 12 V; 16 V | 12 V |
| X2 discharger | enabled; disabled | enabled |
| **Skip Mode** | | |
| Quiet skip enable (timer)/min. pulses # forced | 1250 us/enabled; no limit/enabled; no limit/disabled | no limit/enabled |
| Minimum current setpoint | disabled; 150 mV; 175 mV; 200 mV; 225 mV; 250 mV; 275 mV; 300 mV | 150 mV |
| **Multi–Mode** | | |
| Multi–Mode/Fixed–Frequency | Multi–Mode/Fixed–Frequency | Multi–Mode |
| Valley switching during Soft–Start | enabled; disabled | disabled |
| **USB–PD** | | |
| Auto tune OCP | enabled; disabled | enabled |
| Auto tune OCP latch | autorecovery; latched | autorecovery |
| **Protections ON/OFF** | | |
| OLM protection | enabled; disabled | disabled |
| Fault timer | enabled; disabled | enabled |
| AC BO protection | enabled; disabled | enabled |
| AC OVP protection | enabled; disabled | enabled |
| **Protections Levels** | | |
| Fault timer duration OLM/OCP | 32/8 ms; 64/16 ms; 128/32 ms; 256/64 ms | 256/64 ms |
| Fault timer duration multiplier | 1; 16 | 1 |
| VCC OVP level | 35.7 V; 26.5 V | 35.7 V |
| BO protection level | 111/103 V; 111/0 V; 229/211 V; 95/87 V | 111/103 V |
| BO timer | 64 ms; 512 ms | 64 ms |
| AC OVP protection level | 430/425 V; 420/415 V | 430/425 V |
| Autorecovery timer | 1s; 2s | 1s |
| **Protections Behavior** | | |
| OCP latched | autorecovery; latched | latched |
| VCC OVP latched | autorecovery; latched | latched |
| CS OTP latched | autorecovery; latched | latched |

# NCP12601

**Simplified Internal Block Schematic**



Figure 2. Simplified Internal Block Schematic

**Table 3. MAXIMUM RATINGS TABLE**

| Symbol | Rating | Value | Unit |
|---|---|---|---|
| DRV | Maximum voltage on DRV pin | − 0.3 to 20 | V |
|  | (Dc−Current self−limited if operated within the allowed range) (Note 2) | ± 1000 (peak) | mA |
| VCC | $V_{CC}$ Power Supply voltage, VCC pin, continuous voltage | − 0.3 to 37 | V |
|  | Power Supply voltage, VCC pin, continuous voltage (Note 2) | ± 30 (peak) | mA |
| HV | Maximum voltage on HV pin | − 0.3 to 750 | V |
|  | (Dc−Current self−limited if operated within the allowed range) | ± 20 | mA |
| $V_{max}$ | Maximum voltage on low power pins (except pin DRV, pin VCC and pin HV) | − 0.3 to 5.5 | V |
|  | (Dc−Current self−limited if operated within the allowed range) (Note 2) | ± 10 (peak) | mA |
| $R_{\theta J-A}$ | Thermal Resistance |  | °C/W |
|  | Junction−to−Air, low conductivity PCB (Note 3) | 162 |  |
|  | Junction−to−Air, medium conductivity PCB (Note 4) | 147 |  |
|  | Junction−to−Air, high conductivity PCB (Note 5) | 115 |  |
| $R_{\theta J-C}$ | Thermal Resistance Junction−to−Case | 73 | °C/W |
| $T_{JMAX}$ | Operating Junction Temperature | −40 to +150 | °C |
| $T_{STRGMAX}$ | Storage Temperature Range | −60 to +150 | °C |
|  | ESD Capability, HBM model (All pins except HV) (Note 1) | > 4000 | V |
|  | ESD Capability, Charge Discharge Model (Note 1) | > 500 | V |

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.
1. This device series contains ESD protection and exceeds the following tests:
   Human Body Model 4000 V per JEDEC standard JESD22, Method A114E
   Charge Discharge Model Method 500 V per JEDEC standard JESD22, Method C101E
2. This device contains latch−up protection and exceeds 100 mA per JEDEC Standard JESD78
3. As mounted on a 80 x 100 x 1.5 mm FR4 substrate with a single layer of 50 mm$^2$ of 2 oz copper traces and heat spreading area. As specified for a JEDEC 51−1 conductivity test PCB. Test conditions were under natural convection or zero air flow.
4. As mounted on a 80 x 100 x 1.5 mm FR4 substrate with a single layer of 100 mm$^2$ of 2 oz copper traces and heat spreading area. As specified for a JEDEC 51−2 conductivity test PCB. Test conditions were under natural convection or zero air flow.
5. As mounted on a 80 x 100 x 1.5 mm FR4 substrate with a single layer of 650 mm$^2$ of 2 oz copper traces and heat spreading area. As specified for a JEDEC 51−3 conductivity test PCB. Test conditions were under natural convection or zero air flow.

## Table 4. ELECTRICAL CHARACTERISTICS

(For typical values $T_J = 25°C$, for min/max values $T_J = -40°C$ to $+125°C$, $V_{HV} = 125$ V, $V_{cc} = 11$ V unless otherwise noted)

| Characteristics | Test Condition | Symbol | Min | Typ | Max | Unit |
|---|---|---|---|---|---|---|
| **High Voltage Current Source** | | | | | | |
| Minimum voltage for current source operation | | $V_{HV(min)}$ | – | 30 | 40 | V |
| Current flowing out of $V_{CC}$ pin | $V_{CC} = 0$ V $V_{CC} = V_{CC(on)} - 0.5$ V | $I_{start1}$ $I_{start2}$ $I_{start3}$ | 0.2 5 28 | 0.5 8 38 | 0.8 11 45 | mA |
| Off−state leakage current | $V_{HV} = 500$ V, $V_{CC} = 15$ V | $I_{start(off)}$ | – | 3 | 9 | μA |
| **Supply** | | | | | | |
| Turn−on threshold level, $V_{CC}$ going up HV current source stop threshold | | $V_{CC(on)}$ | 11.0 | 12.0 | 13.0 | V |
| Turn−on threshold level, $V_{CC}$ going up HV current source stop threshold – optional | | $V_{CC(on)}$ | 15.0 | 16.0 | 17.0 | V |
| HV current source restart threshold | | $V_{CC(min)}$ | 9.5 | 10.5 | 11.5 | V |
| Turn−off threshold | | $V_{CC(off)}$ | 8.3 | 8.9 | 9.4 | V |
| Line Over−Voltage threshold | | $V_{CC(ovp)}$ | 34 | 35.5 | 37 | V |
| Line Over−Voltage threshold – optional | | $V_{CC(ovp)}$ | 25 | 26.5 | 28 | V |
| Blanking duration on $V_{CC(off)}$ and $V_{CC(ovp)}$ detection | | $t_{VCC(blank)}$ | – | 10 | – | μs |
| $V_{CC}$ decreasing level at which the internal logic resets | | $V_{CC(reset)}$ | 4.8 | 7.0 | 7.7 | V |
| $V_{CC}$ level for $I_{START1}$ to $I_{START2}$ transition | | $V_{CC(inhibit)}$ | 1.0 | 2.1 | 3.0 | V |
| Internal current consumption | DRV open, $V_{FB} = 3$ V, 65 kHz Cdrv = 1 nF, $V_{FB} = 3$ V, 65 kHz Skip or before start−up Fault mode (fault or latch) | $I_{CC1}$ $I_{CC2}$ $I_{CC3}$ $I_{CC4}$ | 0.9 1.6 250 200 | 1.3 2.1 500 475 | 1.5 2.6 600 550 | mA mA μA μA |
| **Brown−Out** | | | | | | |
| Brown−Out thresholds – optional | $V_{HV}$ going up $V_{HV}$ going down | $V_{HV(start)}$ $V_{HV(stop)}$ | 210 194 | 229 211 | 248 228 | V |
| Brown−Out thresholds | $V_{HV}$ going up $V_{HV}$ going down | $V_{HV(start)}$ $V_{HV(stop)}$ | 102 94 | 111 103 | 120 112 | V |
| Brown−Out thresholds – optional | $V_{HV}$ going up $V_{HV}$ going down | $V_{HV(start)}$ $V_{HV(stop)}$ | 87 79 | 95 87 | 103 95 | V |
| Brown−In threshold – optional (NO Brown out) | $V_{HV}$ going up | $V_{HV(start)}$ | 90 | 100 | 110 | V |
| Timer duration for line cycle drop−out | | $t_{HV}$ | 42 | 64 | 86 | ms |
| Overvoltage threshold | $V_{HV}$ going up $V_{HV}$ going down | $V_{HV(OV1)}$ $V_{HV(OV2)}$ | 400 395 | 430 425 | 460 455 | V |
| Overvoltage threshold – optional | $V_{HV}$ going up $V_{HV}$ going down | $V_{HV(OV1)}$ $V_{HV(OV2)}$ | 390 385 | 420 415 | 450 445 | V |
| Blanking duration on line overvoltage detection | | $t_{OV(blank)}$ | – | 250 | – | μs |
| **X2 Discharge** | | | | | | |
| Comparator hysteresis observed at HV pin | | $V_{HV(hyst)}$ | 2.0 | 3.0 | 4.0 | V |
| HV signal sampling period | | $t_{sample}$ | – | 1.0 | – | ms |
| Timer duration for no line detection | | $t_{DET}$ | 21 | 32 | 43 | ms |
| Discharge timer duration | | $t_{DIS}$ | 21 | 32 | 43 | ms |
| Shunt regulator voltage at VCC pin during X2 discharge event | | $V_{CC(dis)}$ | 10.0 | 11.0 | 12.0 | V |

# NCP12601

### Table 4. ELECTRICAL CHARACTERISTICS (continued)
(For typical values $T_J$ = 25°C, for min/max values $T_J$ = –40°C to +125°C, $V_{HV}$ = 125 V, $V_{cc}$ = 11 V unless otherwise noted)

| Characteristics | Test Condition | Symbol | Min | Typ | Max | Unit |
|---|---|---|---|---|---|---|
| **Oscillator** | | | | | | |
| Oscillator frequency | | $f_{OSC}$ | 61<br>94 | 65<br>100 | 69<br>106 | kHz |
| Maximum duty−ratio (corresponding to maximum on time at maximum switching frequency) | | $D_{MAX}$ | 75 | 80 | 85 | % |
| Frequency jittering amplitude for CCM, in percentage of $F_{OSC}$ | | $A_{jitter}$ | ±4.0 | ±6.0 | ±8.0 | % |
| Frequency jittering modulation frequency for CCM | | $f_{jitter}$ | 0.85 | 1.00 | 1.15 | kHz |
| Frequency jittering amplitude for DCM and MM | | $V_{jitterDCM}$ | – | 20 | – | mV |
| Frequency jittering modulation frequency for DCM and MM | | | 3.4 | 4.0 | 4.6 | kHz |
| Boost oscillator frequency − optional | | $f_{OSC(boost)}$ | 94<br>125 | 100<br>133 | 106<br>141 | kHz |
| HV peak voltage below which is the switching frequency boosted | | $V_{HV(f100)}$ | – | 210 | – | V |
| HV peak voltage below which is the switching frequency boost starts | | $V_{HV(f65)}$ | – | 260 | – | V |
| **Frequency Variation Mode** | | | | | | |
| Feedback voltage threshold below which frequency variation increases slope | | $V_{foldS}$ | 2.1 | 2.3 | 2.5 | V |
| Feedback voltage threshold below which frequency variation decreases slope | | $V_{foldE}$ | 1.6 | 1.8 | 2.0 | V |
| Typical low switching frequency | $V_{FB}$ = $V_{skip(in)}$ + 0.1 V for 65 kHz option | $f_{OSC(min)}$ | 23 | 27 | 33 | kHz |
| Typical low switching frequency | $V_{FB}$ = $V_{skip(in)}$ + 0.1 V for 200 kHz option | $f_{OSC(min)}$ | 18 | 29 | 40 | kHz |
| Internal frequency setup reference current | | $I_{fold}$ | 13 | 15 | 17 | μA |
| Frequency variation offset depending on $V_{CC}$ − optional | $V_{CC}$ = 9 V | $V_{fold(sup1)}$ | – | –500 | – | mV |
| Frequency variation offset depending on $V_{CC}$ − optional | $V_{CC}$ = 22 V | $V_{fold(sup2)}$ | – | 0 | – | mV |
| Frequency variation offset depending on $V_{CC}$ − optional | $V_{CC}$ = 35 V | $V_{fold(sup3)}$ | – | 500 | – | mV |
| **Output Driver** | | | | | | |
| Rise time, 10 to 90 % of $V_{CC}$ | $V_{CC}$ = $V_{CC(off)}$ + 0.2 V, $C_{DRV}$ = 1 nF | $t_{rise}$ | – | 40 | 70 | ns |
| Fall time, 90 to 10 % of $V_{CC}$ | $V_{CC}$ = $V_{CC(off)}$ + 0.2 V, $C_{DRV}$ = 1 nF | $t_{fall}$ | – | 30 | 60 | ns |
| Current capability | $V_{CC}$ = $V_{CC(off)}$ + 0.2 V, $C_{DRV}$ = 1 nF, DRV high, $V_{DRV}$ = 0 V DRV low, $V_{DRV}$ = $V_{CC}$ | $I_{DRV(source)}$<br>$I_{DRV(sink)}$ | –<br>– | 300<br>500 | –<br>– | mA |
| Clamping voltage (maximum gate voltage) | $V_{CC}$ = $V_{CC(ovp)}$ − 0.1 V, DRV high, $R_{DRV}$ = 33 kΩ, $C_{load}$ = 220 pF | $V_{DRV(clamp)}$ | 10 | 12 | 14 | V |
| High−state voltage drop | $V_{CC}$ = $V_{CC(min)}$ + 0.1 V, $R_{DRV}$ = 33 kΩ, DRV high | $V_{DRV(drop)}$ | – | – | 1 | V |

## Table 4. ELECTRICAL CHARACTERISTICS (continued)
(For typical values $T_J$ = 25°C, for min/max values $T_J$ = −40°C to +125°C, $V_{HV}$ = 125 V, $V_{cc}$ = 11 V unless otherwise noted)

| Characteristics | Test Condition | Symbol | Min | Typ | Max | Unit |
|---|---|---|---|---|---|---|
| **Current Sense** | | | | | | |
| Input Pull−up Current | $V_{CS}$ = 0.7 V | $I_{bias}$ | – | 1 | – | μA |
| Maximum internal current setpoint | $V_{FB}$ > 3.5 V | $V_{ILIM}$ | 0.66 | 0.70 | 0.74 | V |
| Propagation delay from $V_{Ilimit}$ detection to DRV off | $V_{CS}$ = $V_{ILIM}$ | $t_{delay}$ | – | 50 | 100 | ns |
| Leading Edge Blanking Duration for $V_{ILIM}$ | | $t_{LEB}$ | 180 | 270 | 370 | ns |
| Threshold for immediate fault protection activation | | $V_{CS(stop)}$ | 0.95 | 1.05 | 1.15 | V |
| Leading Edge Blanking Duration for $V_{CS(stop)}$ (Note 6) | | $t_{BCS}$ | 50 | 80 | 150 | ns |
| Soft−start duration | From 1st pulse to $V_{CS}$ = $V_{ILIM}$ | $t_{SSTART}$ | 4.2 | 5.0 | 5.8 | ms |
| Frozen current setpoint | | $V_{I(freeze)}$ | 120 | 150 | 180 | mV |
| Over temperature protection threshold when DRV is low | $V_{CS}$ going up | $V_{OTP(CS)}$ | 0.95 | 1.00 | 1.05 | V |
| Blanking duration on OTP detection | | $t_{OTP,CS}$ | 0.7 | 1.0 | 1.3 | μs |
| Delay time constant before OTP confirmation | | $t_{OTP,del}$ | – | 600 | – | ns |
| Maximum Setpoint decrease for ZCD pin biased to − 290 mV (Note 7) | $V_{DMG}$ = −290 mV | $CS_{DROP}$ | – | 32.8 | – | % |
| Voltage setpoint for ZCD pin biased to −250 mV (Note 7), $T_j$ = 25°C | | $V_{CS(OPP)}$ | 0.46 | 0.51 | 0.56 | V |
| Voltage setpoint for ZCD pin biased to −250 mV (Note 7), $T_j$ from −40°C to 125°C | | $V_{CS(OPPET)}$ | – | 0.51 | – | V |
| Blanking delay before considering $V_{DMG}$ for OPP | | $t_{OPP}$ | – | 600 | – | ns |
| CS pin voltage bias for 0% OPP | $V_{DMG}$ = −60 mV | $V_{OPP0}$ | – | −60 | – | mV |
| **Internal Slope Compensation** | | | | | | |
| Slope of the compensation ramp | | $S_{comp(65kHz)}$ | – | 10 | – | μA / μs |
| **Feedback** | | | | | | |
| Equivalent resistance for the optocoupler | $T_J$ = 25ºC | $R_{FB(eq)}$ | 20 | 30 | 40 | kΩ |
| $V_{FB}$ to internal current setpoint division ratio (Note 6) | | $K_{FB}$ | – | 5.4 | – | – |
| Internal pull−up voltage on the FB pin | | $V_{FB(open)}$ | 3.8 | 4 | 4.2 | V |
| **Skip Cycle Mode** | | | | | | |
| Feedback voltage thresholds for skip mode | $V_{FB}$ going down $V_{FB}$ going up | $V_{skip(in)}$ $V_{skip(out)}$ | 0.30 0.40 | 0.40 0.50 | 0.50 0.60 | V |
| Minimum number of pulses in burst | | $n_{P,skip}$ | 3 | – | – | – |
| Skip out delay (Note 6) | | $t_{skip}$ | – | – | 38 | μs |
| Quiet−Skip Timer | | $t_{quiet}$ | 1000 | 1250 | 1500 | μs |
| Quiet−Skip escape level (transient enhancer) | | $V_{skip(tran)}$ | 1.7 | 1.8 | 1.9 | V |
| **Demagnetization Sense** | | | | | | |
| $V_{ZCD}$ threshold voltage | $V_{ZCD}$ decreasing | $V_{ZCD(TH)}$ | 25 | 45 | 65 | mV |
| $V_{ZCD}$ hysteresis | $V_{ZCD}$ increasing | $V_{ZCD(HYS)}$ | – | 35 | – | mV |
| Threshold voltage for output short circuit or aux. winding short circuit detection (enter) | After $t_{BLANK}$ if $V_{ZCD}$ < $V_{ZCD(short)}$ | $V_{ZCD(short1)}$ | – | 0.4 | – | V |
| Threshold voltage for output short circuit or aux. winding short circuit detection (exit) | After $t_{BLANK}$ if $V_{ZCD}$ < $V_{ZCD(short)}$ | $V_{ZCD(short2)}$ | – | 0.5 | – | V |
| Propagation Delay from valley detection to DRV high | $V_{ZCD}$ decreasing from 3 V to 0 V | $t_{DEM}$ | – | – | 150 | ns |

**Table 4. ELECTRICAL CHARACTERISTICS**  (continued)
(For typical values $T_J$ = 25°C, for min/max values $T_J$ = −40°C to +125°C, $V_{HV}$ = 125 V, $V_{cc}$ = 11 V unless otherwise noted)

| Characteristics | Test Condition | Symbol | Min | Typ | Max | Unit |
|---|---|---|---|---|---|---|
| **Demagnetization Sense** | | | | | | |
| Blanking delay after on−time | | $t_{blank}$ | 1.2 | 1.5 | 1.8 | μs |
| Timeout after last demagnetization transition (leakage ringing blanking) | Valley detection timeout | $t_{vlyout}$ | 4.5 | 5.5 | 6.5 | μs |
| Input leakage current | $V_{CC} > V_{CC(on)}$ $V_{ZCD}$ = 3 V, DRV is low | $I_{ZCD}$ | – | – | 0.1 | μA |
| High threshold at ZCD pin $V_{OVP1}$ | $V_{ZCD}$ going up | $V_{OVP1}$ | 2.85 | 3.15 | 3.35 | V |
| Number of OVP1 event pulses to latch acknowledgment | $V_{ZCD} > V_{OVP1}$ | $n_{OVP1}$ | – | 8 | – | – |
| Number of drive pulses before fault acknowledgment when in output short circuit | $(V_{ZCD} < V_{ZCD(short1)})$ & $(V_{CS} > V_{ILIM})$ | $n_{OS}$ | – | 8 | – | – |
| **Overload Protections** | | | | | | |
| Fault timer duration | | $t_{fault}$ | 54 | 64 | 74 | ms |
| Fault timer reset time | $V_{CS} < 0.7$ V, D < 90% $D_{MAX}$ | $t_{fault,res}$ | 150 | 200 | 250 | μs |
| Autorecovery mode latch−off time duration | | $t_{autorec}$ | 0.85 | 1.00 | 1.35 | s |
| CS threshold for transient timer activation − optional | | $V_{CS(tran)}$ | 0.47 | 0.50 | 0.53 | V |
| Transient timer duration − optional | $V_{CS(peak)} = V_{CS(tran)} + 0.1$ V from 1st time $V_{CS} > V_{CS(tran)}$ to DRV stop | $t_{tran}$ | 216 | 254 | 296 | ms |
| **Valley Lockout** | | | | | | |
| Low frequency period for valley lockout refresh | | $f_{LFC}$ | – | 100 | – | μs |
| The maximum valleys count for lockout | | $n_{valley}$ | – | 32 | – | – |
| **Auto−tune Current Limit** | | | | | | |
| CS pin averaging filter time constant | | $T_{AVG}$ | – | 100 | – | μs |
| Internal maximum current reference | | $I_{OCP}$ | 550 | 700 | 850 | nA |
| **Temperature Shutdown** | | | | | | |
| Temperature shutdown | $T_J$ going up | $T_{TSD}$ | – | 150 | – | °C |
| Temperature shutdown hysteresis | $T_J$ going down | $T_{TSD(HYS)}$ | – | 40 | – | °C |

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.
6. Guaranteed by design
7. It is recommended to keep the level on the ZCD pin below −300 mV for proper linearity over negative bias voltage.

## TYPICAL CHARACTERISTICS



**Figure 3. Minimum Voltage for HV Current Source Operation V$_{HV(min)}$**



**Figure 6. Off−state Leakage Current from HV Pin I$_{start(off)}$**



**Figure 4. High Voltage Startup Current flowing out of V$_{CC}$ Pin I$_{start1}$ in case of V$_{CC}$ Pin Fault/Short**



**Figure 7. High Voltage Startup Current flowing out of V$_{CC}$ Pin I$_{start2}$**



**Figure 5. High Voltage Startup Current flowing out of V$_{CC}$ Pin I$_{start3}$**



**Figure 8. HV Pin Device Startup Threshold V$_{HV(start)}$**

## TYPICAL CHARACTERISTICS



Figure 9. HV Pin Device Stop Threshold V$_{HV(stop)}$



Figure 12. Overvoltage Protection Triggering Threshold on HV Pin V$_{HV(OV1)}$



Figure 10. Overvoltage Protection Release Threshold on HV Pin V$_{HV(OV2)}$



Figure 13. Maximum Internal Current Setpoint V$_{ILIM}$



Figure 11. Frozen Current Setpoint V$_{I(freeze)}$ for the Light Load Operation



Figure 14. Threshold for the Very Fast Fault Protection Activation V$_{CS(stop)}$

## TYPICAL CHARACTERISTICS



Figure 15. Overvoltage Protection Threshold at CS Pin $V_{OVP(CS)}$



Figure 18. Propagation Delay $t_{delay}$



Figure 16. Leading Edge Blanking Duration $t_{LEB}$



Figure 19. Maximum Switching Frequency Clamp $f_{OSC}$



Figure 17. Maximum Duty Cycle $D_{MAX}$



Figure 20. Typical Switching Frequency $f_{OSC(low)}$

**www.onsemi.com**

12

## TYPICAL CHARACTERISTICS



Figure 21. Equivalent Resistance for the Optocoupler $R_{FB(eq)}$



Figure 24. FB Pin Open Voltage $V_{FB(ref)}$



Figure 22. FB Pin Voltage Thresholds for Slope Change of the Frequency Variation $V_{foldS}$ , $V_{foldE}$



Figure 25. FB Pin Skip−In and Skip−Out Levels $V_{skip(in)}$ and $V_{skip(out)}$



Figure 23. FB Level for Immediate Leaving of the Quiet Skip Mode $V_{skip(tran)}$



Figure 26. Quiet Skip Timer Duration $t_{quiet}$

## TYPICAL CHARACTERISTICS



**Figure 27. CS Pin Current Setpoint for ZCD Pin biased to −250 mV $V_{CS(OPP)}$**



**Figure 30. Blanking Time to ZCD OVP Detection after DRV Off Event $t_{blank}$**



**Figure 28. X2 Discharge Comparator Hysteresis observed at HV Pin $V_{HV(hyst)}$**



**Figure 31. HV Signal Sampling Period $T_{sample}$**



**Figure 29. The Fault Timer Duration $t_{fault}$**



**Figure 32. The Transient Timer Duration $t_{tran}$**

## TYPICAL CHARACTERISTICS



**Figure 33. V<sub>CC</sub> Turn−on Threshold Level, V<sub>CC</sub> going up HV Current Source Stop Threshold V$_{CC(on)}$**



**Figure 36. HV Current Source Restart Threshold V$_{CC(min)}$**



**Figure 34. V$_{CC}$ Turn−off Threshold (UVLO) V$_{CC(off)}$**



**Figure 37. V$_{CC}$ Decreasing Level at which the Internal Logic Resets V$_{CC(reset)}$**



**Figure 35. Internal Current Consumption when DRV Pin is Unloaded I$_{CC1}$**



**Figure 38. Internal Current Consumption when DRV Pin is Loaded by 1 nF Capacitance I$_{CC2}$**

## TYPICAL CHARACTERISTICS



Figure 39. Internal Current Consumption in Skip Mode $I_{CC3}$



Figure 40. Zero Current Detection Threshold Voltage $V_{ZCD(th)}$



Figure 41. Threshold Voltage on ZCD Pin for Output/Aux Short Circuit Detection $V_{ZCD(short1)}$



Figure 42. Internal Current Consumption in Fault $I_{CC4}$



Figure 43. Propagation Delay from Valley Detection to DRV High $t_{DEM}$



Figure 44. Over Voltage Protection Threshold at ZCD Pin $V_{OVP1}$

## TYPICAL CHARACTERISTICS



Figure 45. Blanking Delay after On−time at ZCD Pin t$_{blank}$



Figure 47. Output Driver Fall Time t$_{fall}$



Figure 46. Output Driver Rise Time t$_{rise}$

## APPLICATION INFORMATION

### Functional Description

This new controller builds on the previously−developed ICs operating at a fixed switching frequency. The frequency is fixed in high−power conditions but reduces as the load is getting lighter. The major difference lies in the valley−switching operation: when DCM is entered whether it is in high−power mode or in frequency variation, the controller locks in the valley to ensure the best efficiency. When variable frequency mode is activated, the part jumps in several valleys and remains locked in this state. The peak current is free to move at all times.

### CCM Operation

In fixed−frequency operation, the part switches at 65 kHz up to a feedback voltage of 4.0 V. Beyond 4.0 V, the peak current voltage setpoint is clamped to 0.7 V. The situation with this maximum frequency cannot last more than 64 ms ($t_{fault}$). However, when a short circuit is detected in the output, the controller places the converter in a dangerous situation if it keeps pulsing while $V_{out}$ is almost 0 V (heavy CCM can occur in the primary side with a *RCD* clamp voltage runaway). To avoid this stressful situation, the circuit senses a voltage on the demagnetization pin lower than 0.4 V during the off time duration after the 1.5−μs blanking time. If during $t_{off}$ there is a condition where the demagnetization pin voltage is less than 0.4 V the controller immediately toggles to 65 kHz and lets the fault timer count. If during this mode and before the timer ends, the short circuit disappears and the demagnetization voltage goes above 0.5 V, the 65 kHz lock is reset and switching frequency is free again to follow $V_{FB}$. The valley lockout circuitry is disable in high−frequency excursion and the IC can only work asynchronously in this mode.

### DCM Operation

In fixed frequency operation, it is very likely that low− and high−line conditions lead to a different operating point for a given $P_{out}$: CCM in low line and DCM in high line. When the controller works in CCM, the MOSFET is turned on asynchronously at a pace imposed by the regular clock (65 kHz). When DCM is entered, the controller senses this mode and extends the off−time to exactly match the next available valley. The peak current is free to move while locked in the valley whether the part operates in fixed frequency mode or in frequency variation mode. Inside the controller, there is a low−frequency refresh clock (LFC) which initiates valley acquisition. The controller selects the valley next to the VCO clock, when the frequency reduces and locks in until the next refresh signal comes from the LFC. This low−frequency refresh clock is 100 μs with several option to optimize between the acoustic noise level and stability of the system. When the next low−frequency clock occurs, a new valley acquisition is run to determine what valley number matches the upcoming 65 kHz or VCO pulse. It is like a camera shot where you freeze the converter operating point for the next 100 μs. Assume 1st valley was selected, then if the new acquisition confirms valley 3 is the right one, then the part locks in valley 3 and remains there until the next LFC acquisition occurs. That way, jumping between valleys can only occur at 10 kHz frequency. By using a 5−bit counter, the controller goes down to the 32nd valley. Beyond this point, switching occurs asynchronously.

### Start−up of the Controller

At start−up, the current source turns on when the voltage on the HV pin is higher than $V_{HV(min)}$, and turns off when $V_{CC}$ reaches $V_{CC(on)}$, then turns on again when $V_{CC}$ reaches $V_{CC(min)}$, until the input voltage is high enough to ensure a proper start−up, i.e. when $V_{HV}$ reaches $V_{HV(start)}$. The controller actually starts the next time $V_{CC}$ reaches $V_{CC(on)}$. The controller then delivers pulses, starting with a soft−start period $t_{SSTART}$ during which the peak current linearly increases before the current−mode control takes over.

Even though the Dynamic Self−Supply is able to maintain the $V_{CC}$ voltage between $V_{CC(on)}$ and $V_{CC(min)}$ by turning the HV start−up current source on and off, it can only be used in light load condition, otherwise the power dissipation on the die would be too much. As a result, an auxiliary voltage source is needed to supply $V_{CC}$ during normal operation.

The Dynamic Self−Supply is useful to keep the controller alive when no switching pulses are delivered, e.g. in brown−out condition, or to prevent the controller from stopping during load transients when the $V_{CC}$ might drop. The NCP12601 accepts a supply voltage as high as 37 V, with an overvoltage threshold $V_{CC(ovp)}$ that latches the controller off.

**Figure 48. V$_{CC}$ Start–up Timing Diagram**

For safety reasons, the start–up current is lowered when V$_{CC}$ is below V$_{CC(inhibit)}$, to reduce the power dissipation in case the VCC pin is shorted to GND (in case of V$_{CC}$ capacitor failure, or external pull–down on V$_{CC}$ to disable the controller). There is only one condition for which the current source doesn't turn on when V$_{CC}$ reaches V$_{CC(inhibit)}$: the voltage on HV pin is too low (below V$_{HV(min)}$).

**Low Loss V$_{CC}$ Bias**

The power adapters designed with variable output may have output voltage range 1:4. Such wide range requires wide range of the V$_{CC}$. In some cases, e.g. light load conditions, the V$_{CC}$ could drop below the V$_{CC(off)}$ and application may unlikely latch. The low loss V$_{CC}$ bias is designed to prevent such event. The low loss VCC bias helps to keep the V$_{CC}$ above V$_{CC(min)}$ level during the light load conditions in run mode, frequency fold–back mode or skip mode. The dynamic self–supply is quite lossy system to supply the primary controller. Usage of it overheats the controller package in run mode and significantly increases

the no load consumption by high voltage drop across the HV startup device. To prevent high drop across the HV startup device inside the IC the HV pin is sensed voltage and the HV startup device could be activated only if the HV voltage is below the V$_{HV(Cstart)}$. This feature enable to keep the stand–by consumption below the desired level 50 mW even at low output voltage level. The time period when the HV startup device could be quite short in comparison with the time when is the V$_{CC}$ pin capacitor discharged so it is needed to increase the HV start–up current level. The 3$^{rd}$ level of the start–up current source is added and named I$_{start3}$. The typical value of this current is 38 mA. If the effect of the X and Y capacitor is considered to the HV (normally "high Z") pin the valley of the voltage waveform across that pin usually does not drop to zero level. But the voltage across HV pin could drop to 100 V only. That's why he HV startup device is activated after the valley detection event and turned–off after up–crossing the V$_{HV(Cstop)}$ level. If the V$_{CC(on)}$ threshold at V$_{CC}$ pin is reached sooner the V$_{CC}$ is kept at V$_{CC(on)}$ level.

**Figure 49. Low Loss V$_{CC}$ Bias under the Low Output Voltage Conditions**

**HV Sensing of Rectified AC Voltage**

The NCP12601 features on its HV pin a true ac line monitoring circuitry. It includes a minimum start−up threshold and an autorecovery brown−out protection and AC line over−voltage protection, both of them independent of the ripple on the input voltage. It is allowed only to work with an unfiltered, rectified ac input to ensure the X2 capacitor discharge function as well, which is described in following. The brown−out protection thresholds are fixed, but they are designed to fit most of the standard ac−dc conversion applications.

When the input voltage goes below V$_{HV(stop)}$, a brown−out condition is detected, and the controller stops. The HV current source maintains V$_{CC}$ between V$_{CC(on)}$ and V$_{CC(min)}$ levels until the input voltage is back above V$_{HV(start)}$.

Figure 50. Ac Line Drop−out Timing Diagram

When $V_{HV}$ crosses the $V_{HV(start)}$ threshold, the controller can start immediately. When it crosses $V_{HV(stop)}$, it triggers a timer of duration $t_{HV}$, this ensures that the controller doesn't stop in case of line cycle drop−out. When $V_{HV}$ crosses the $V_{HV(start)}$ threshold, the controller starts when the $V_{CC}$ crosses the next $V_{CC(on)}$ event. When it crosses $V_{HV(stop)}$, it triggers a timer of duration $t_{HV}$, this ensures that the controller doesn't stop in case of line cycle drop−out.

The same system is used for the Line OVP, except that this time the controller must not stop instantaneously when the input voltage goes above $V_{HV(OV1)}$, in order to be insensitive to spikes and voltage surges shorter than $t_{OV(blank)}$. Therefore a blanking circuit is inserted after the output of the comparator. When the overvoltage event occurs, HV OVP signal is set and controller stops. When the HV OVP event finishes and the input voltage is below brown out the controller is stopped (without DRV pulses), than the controller is waiting for another brown out condition.

**X2 Cap Discharge Feature**

The X2 capacitor discharging feature is offered by usage of the NCP12601. This feature save approximately 16 mW

– 25 mW input power depending on the EMI filter X2 capacitors volume and it saves the external components count as well. The discharge feature is ensured via the start−up current source with a dedicated control circuitry for this function. The X2 capacitors are being discharged by current defined as $I_{start2}$ when this need is detected.

**Oscillator with Frequency Jittering**

The NCP12601 includes an oscillator that sets the switching frequency to 65 kHz. The maximum duty ratio is 80% with precision ±5%. In order to improve the EMI signature classical triangular modulation is applied to the 65 kHz clock with a 6% depth. The modulation frequency is 1 kHz by default but can be selected to different values: 1 kHz, 2 kHz, 3 kHz, 4 kHz and 5 kHz. When the part enters DCM, as the controller locks in the valley, the fixed−frequency clock jitter is lost and the clock modulation should be applied to the current sense signal instead.

A ±20 mV signal is added to the peak current setpoint and modulates the $t_{on}$. When the part returns to CCM, this on−time modulation disappears and classical fixed−frequency jitter returns.

**Figure 51. Frequency Modulation of the Switching Frequency in CCM Mode**



**Figure 52. Frequency Modulation of the Current Setpoint in the DCM Mode**

**Low Load Operation Modes: Frequency Variation Mode (FVM) and Skip Mode**

When the load is getting lighter, the feedback voltage starts decreasing. In order to improve the efficiency in light load conditions, the frequency of the internal oscillator is linearly reduced from its typical value down to $f_{OSC(min)}$. This frequency variation starts when the voltage on FB pin goes below $V_{foldS}$, and is complete when $V_{FB}$ reaches

$V_{foldE}$. The maximum on−time duration control is kept during the frequency variation mode to provide the natural transformer core anti−saturation protection. The frequency jittering is still active while the oscillator frequency decreases as well. The current setpoint is fixed to $V_{I(freeze)}$ in the frequency variation mode if the feedback voltage decreases below the $V_{FB(freeze)}$ level. This feature increases efficiency under the light loads conditions as well.



**Figure 53. Frequency Variation Mode Characteristic**

**Figure 54. Current Setpoint Dependency on the Feedback Pin Voltage**

The frequency variation characteristic could eventually depend on the VCC pin voltage. The $V_{CC}$ value at VCC pin can shift the $V_{foldE}$ and $V_{foldS}$ thersholds by ±500 mV. Both features ensure the fitting of the system parameters to the setting of the output voltage. This feature allows to effectively build the variable output voltage power supplies. The option when the frequency variation is adjusted via the voltage at VCC pin is selectable by the IPT options.



**Figure 55. System for Variable Frequency Variation Characteristic**

When the FB voltage reaches $V_{skip(in)}$ while decreasing, skip mode is activated: the driver stops, and the internal consumption of the controller is decreased. While $V_{FB}$ is below $V_{skip(out)}$, the controller remains in this state; but as soon as $V_{FB}$ crosses the skip out threshold, the DRV pin starts to pulse again.

The NCP12601 device includes logic which allows going into skip mode after the DRV cycle is finished by reaching of the peak current value. This technique eliminates the last short pulses in skip mode, which increases the system efficiency at light loads and makes easier the application of active secondary rectification circuitry.



**Figure 56. Skip Mode Timing Diagram**

**Quiet−Skip − Option**

To further avoid acoustic noise, the circuit prevents the burst frequency during skip mode from entering the audible range by limiting it to a maximum of 800 Hz. This is achieved via a timer $t_{quiet}$ that is activated during Quiet−Skip. The start of the next burst cycle is prevented until this timer has expired. As the output power decreases, the switching frequency decreases. Once it hits minimum switching frequency $f_{OSC(min)}$, the skip−in threshold is reached and burst mode is entered − switching stops as soon as the current drive pulses ends − it does not stop immediately.

Once switching stops, FB will rise. As soon as FB crosses the skip−exit threshold, drive pulses will resume, but the controller remains in burst mode. At this point, a 1250 μs (typ) timer $t_{quiet}$ is started together with a count to $n_{P,skip}$ pulses counter. This $n_{P,skip}$ pulses counter ensures the minimum number of DRV signal pulses in burst. The next time the FB voltage drops below the skip−in threshold, DRV pulses stop at the end of the current pulse as long as $n_{P,skip}$ drive pulses have been counted (if not, they do not stop until the end of the $n_{P,skip}$ −th pulse). They are not allowed to start again until the timer expires, even if the skip−exit threshold is reached first. It is important to note that the timer will not force the next cycle to begin − i.e. if the natural skip frequency is such that skip−exit is reached after the timer expires, the drive pulses will wait for the skip−exit threshold.

This means that during no−load, there will be a minimum of $n_{P,skip}$ drive pulses, and the burst−cycle period will likely be much longer than 1250 μs. This operation helps to improve efficiency at no−load conditions.

In order to exit burst mode, the FB voltage must rise higher than $V_{skip(tran)}$ level. If this occurs before $t_{quiet}$ expires, the drive pulses will resume immediately − i.e. the controller won't wait for the timer to expire. Figure 58 provides an example of how Quiet−Skip works, while Figure 57 shows the immediate leaving the quiet skip mode by crossing the transient enhancement level $V_{skip(tran)}$.

$V_{FB}$

$V_{skip(tran)}$

$V_{skip(out)}$
$V_{skip(in)}$

Time

Exits skip after quiet timer expires

Crossing the transient enhancement level stops the quiet skip immediatelly

DRV

$t_{quiet}$

$t_{quiet}$

Enters skip

Enters skip

Time

**Figure 57. Leaving the Quiet–Skip Mode during Load Transient**

$V_{FB}$

$V_{skip(out)}$
$V_{skip(in)}$

time

DRV

Running just above skip mode with $f_{sw}=f_{osc(min)}$

time

$V_{FB}$

$V_{skip(out)}$
$V_{skip(in)}$

2

1

3

Sequence of events 1; 2; 3 starts the quiet skip mode

The DRV pulses does not start even when $V_{FB}>V_{skip(out)}$ in the quiet skip mode

time

DRV

$n_{P,skip}$

$t_{quiet}$

$n_{P,skip}$

$t_{quiet}$

time

$V_{FB}$

$V_{skip(tran)}$

$V_{skip(out)}$
$V_{skip(in)}$

When $V_{FB}>V_{skip(tran)}$ the quiet skip mode immediately finishes

time

DRV

$n_{P,skip}$

$n_{P,skip}$

$t_{quiet}$

$n_{P,skip}$

$t_{quiet}$

$n_{P,skip}$

Quiet skip mode forces at least $n_{p,skip}$ pulses in skip mode burst

DRV pulses does not start because $V_{FB}<V_{skip(in)}$

time

**Figure 58. Leaving the Quiet–Skip Mode during Load Transient**

**Clamped Driver**

The supply voltage for the NCP12601 can be as high as 37 V, but most of the MOSFETs that will be connected to the DRV pin cannot accept more than 20 V on their gate. The driver pin is therefore safely clamped below 16 V. This driver has a typical capability of 300 mA for source current and 500 mA for sink current.

**Current−mode Control with Slope Compensation and Soft−start**

NCP12601 is a current−mode controller, which means that the FB voltage sets the peak current flowing in the transformer primary inductance and the MOSFET. This is done through a PWM comparator: the current is sensed across a resistor and the resulting voltage is applied to the CS pin. It is applied to one input of the PWM comparator through a 250 ns LEB block. On the other input the FB voltage divided by 5.4 sets the threshold: when the voltage ramp reaches this threshold, the output driver is turned off. The maximum value for the current sense is 0.7 V, and it is set by a dedicated comparator.

Each time the controller is starting, i.e. the controller was off and starts – or restarts – when $V_{CC}$ reaches $V_{CC(on)}$, a soft−start is applied: the current sense set−point is increased by 32 discrete steps from 0 (the minimum level can be higher than 0 because of the LEB and propagation delay) until it reaches $V_{ILIM}$ (after a duration of $t_{SSTART}$), or until the FB loop imposes a setpoint lower than the one imposed by the soft−start (the 2 comparators outputs are OR'ed).

During the soft−start the oscillator frequency increase from the minimum switching frequency to the maximum switching frequency following the ramp applied to current sense set−point.



**Figure 59. Soft−start Feature**

Under some conditions, like a winding short−circuit for instance, not all the energy stored during the on−time is transferred to the output during the off−time, even if the on−time duration is at its minimum (imposed by the propagation delay of the detector added to the LEB duration). As a result, the current sense voltage keeps on increasing above $V_{ILIM}$, because the controller is blind during the LEB blanking time. Dangerously high current can grow in the system if nothing is done to stop the controller. That's what the additional comparator, that senses when the current sense voltage on CS pin reaches $V_{CS(stop)}$ ( $= 1.5 \times V_{ILIM}$ ), does: as soon as this comparator toggles, the controller immediately enters the protection mode.

Operation of the CS pin here is not different than what is already available in other controllers:

1. In order to allow the NCP12601 to operate in CCM with a duty−ratio above 50%, the fixed slope compensation is internally applied to the current−mode control. Slope compensation is injected in the CS pin. The signal is present during the on−time only.

2. The CS voltage is sensed during the off−time. This is to perform an OTP detection when an NTC is connected to the CS pin. This sensing is only done during the off−time after the 1.5 µs blanking time. When an OTP is detected, meaning $V_{CS}$ greater than 1 V, an internal timer starts

To improve the EMI signature, a low−frequency modulation is added to the current sense information as soon as the controller enters DCM and locks in a valley. As soon as the controller locks in a valley (it means it leaves the CCM operation), the jittering in the 65 kHz clock has no effect anymore. The way to inject jitter in this case is by adding a modulated offset to the current sense information. The low−frequency clock already used for the modulation can be reused but rather than affecting the clock

### Internal Overpower Protection

The power delivered by a flyback power supply is proportional to the square of the peak current in discontinuous conduction mode:

$$P_{OUT} = \frac{1}{2} \cdot \eta \cdot L_P \cdot F_{SW} \cdot I_P^2 \qquad \text{(eq. 1)}$$

Unfortunately, due to the inherent propagation delay of the logic, the actual peak current is higher at high input voltage than at low input voltage, leading to a significant difference in the maximum output power delivered by the power supply.



**Figure 60. Needs for Line Compensation for True Overpower Protection**

To compensate this and have an accurate overpower protection, when the part switches, a small negative voltage is applied at the demagnetization pin during the on−time. After a 600 ns blanking time, this negative voltage is directly added to the maximum current sense voltage reference of 700 mV. A positive 60 mV offset is internally created in series with the demagnetization voltage prior to adding it to the reference voltage. If we assume −60 mV observed on the demagnetization pin during $t_{on}$ for a 120 V input voltage, the net OPP contribution at this low line is 0% and the controller offers the full peak current dynamics. As the input voltage increases, the resulting negative OPP voltage (after the 60 mV offset) grows and starts reducing the maximum sense voltage. By adjusting how negative the demagnetization pin swings during the on−time, the user has a means to reduce the maximum output power in fault condition.

Precaution should be taken regarding this pin as it permanently switches below ground. A maximum of 300 mV should be possible without adverse operation form this IC. Also, clamping precaution must ensure that if this pin is accidentally biased to a positive level, the maximum peak current setpoint of 0.7 V must remain unaffected.

### Overcurrent protection with Fault timer

The overload protection depends only on the current sensing signal, making it able to work with any transformer, even with very poor coupling or high leakage inductance.

When an overcurrent occurs on the output of the power supply, the FB loop asks for more power than the controller can deliver, and the CS set−point reaches $V_{ILIM}$. When this event occurs, an internal $t_{fault}$ timer is started: once the timer times out, DRV pulses are stopped and the controller is latched off. Other possibilities of the latch release are the brown−out condition or the $V_{CC}$ power on reset. The timer is reset when the CS set−point goes back below $V_{ILIM}$ before the timer elapses. The controller also enters the same protection mode if the voltage on the CS pin reaches 1.5 times the maximum internal set−point $V_{CS(stop)}$ (allows to detect winding short−circuits) or there appears low $V_{CC}$ supply. See Figure 61 for the timing diagrams.

**Table 5. PROTECTION MODES AND THE LATCH MODE RELEASES**

| Event | Timer Protection | Next Device Status | Release to Normal Operation Mode |
|---|---|---|---|
| Peak power $V_{CS} \geq V_{ILIM}$ | Fault timer | Latch | Autorecovery − depends on version Brown−out $V_{CC} < V_{CC(reset)}$ |
| Overload $V_{CS} > V_{CS(tran)}$ | Transient timer | Latch | Autorecovery − depends on version Brown−out $V_{CC} < V_{CC(reset)}$ |
| Maximum duty cycle | Fault timer | Latch | Autorecovery − depends on version Brown−out $V_{CC} < V_{CC(reset)}$ |
| Auto tuning over−current ($I_{OUT}$ limit) | Fault timer | Latch | Autorecovery − depends on version Brown−out $V_{CC} < V_{CC(reset)}$ |
| Winding short $V_{CS} > V_{CS(stop)}$ | 4 consecutive pulses | Latch | Autorecovery − depends on version Brown−out $V_{CC} < V_{CC(reset)}$ |
| Low supply $V_{CC} < V_{CC(off)}$ | 10 μs timer | Latch | Autorecovery − depends on version Brown−out $V_{CC} < V_{CC(reset)}$ |
| External OTP at CS | 8 consecutive pulses | Latch | Autorecovery − depends on version Brown−out $V_{CC} < V_{CC(reset)}$ |
| External OVP at ZCD | 8 consecutive pulses | Latch | Autorecovery − depends on version Brown−out $V_{CC} < V_{CC(reset)}$ |
| Low $V_{OUT}$ | 8 consecutive pulses | Latch | Autorecovery − depends on version Brown−out $V_{CC} < V_{CC(reset)}$ |
| High supply $V_{CC} > V_{CC(ovp)}$ | 10 μs timer | Latch | Brown−out $V_{CC} < V_{CC(reset)}$ |
| Brown−out $V_{HV} < V_{HV(stop)}$ | HV timer | Device stops | $(V_{HV} > V_{HV(start)})$ & ( $V_{CC} > V_{CC(on)}$) |
| Line OVP | 350 μs timer | Device stops | $(V_{HV} < V_{HV(OV2)})$ & ( $V_{CC} > V_{CC(on)}$) for 64 ms |
| Internal TSD | 10 μs timer | Device stops, HV start−up current source stops | $(V_{HV} > V_{HV(start)})$ & ( $V_{CC} > V_{CC(on)}$)&TSDb |

**Figure 61. Latch Timer−based Overcurrent Protection**

**Figure 62. Timer−based Protection Mode with Autorecovery Release from Latch−off**

## Auto Tuning Over−current Protection

The variable output is required for applications like power delivery via the USB cable depending on the load setup. The new USB−PD adapter designs needs is to limit maximum output current at any level of the output voltage to pass the safety requirements. The problem is that the flyback converter controlled by peak current mode is naturally the source of the constant power, when the regulation loop saturates and delivers full power. If the output voltage level is decreased by the control circuit, the converter can deliver

higher output current under overload conditions. This can exceed the safe limit. The device limiting the output current could be placed at the secondary side of the SMPS. In case of single fail of this protection the maximum output current of the SMPS is limited by the primary side protection to increase the safety level of the design.

## Low Output Voltage Protection

When the converter undergoes a short circuit, $V_{out}$ collapses to a few volts and the feedback pin goes to the max

value. Switching frequency $f_{sw}$ is 65 kHz in this mode. This mode is dangerous for the power supply as a deep continuous conduction mode (CCM) operation can be entered with peak current runaway. If no precautions are taken, the drain clamping voltage can easily exceed the MOSFET breakdown voltage and destruction occurs. A secondary−side synchronous rectifier could also be damaged in this mode if it is present. To ensure an efficient protection, a comparator permanently checks the demagnetization voltage 1.5 μs on ZCD pin after the MOSFET has open. If this voltage is above 0.4 V during $t_{off}$, it means the output voltage is high enough to ensure demagnetization. When $V_{FB}$ goes up, this is ok and can last at least the fault timer duration $t_{fault}$ before latch or auto−recovery is entered (latched version or auto−recovery version). However, if the feedback voltage asks for the maximum frequency and the demagnetization voltage during $t_{off}$ is less than 0.5 V, then $V_{out}$ is too low or even in short circuit. When both events are detected, the controller toggles its switching frequency to 65 kHz and accepts the situation for 8 clock cycles. After that, it activates a latch or an auto−recovery event depending on the selected option. If while in SCP the demagnetization voltage returns above 0.5 V for 8 clock cycles, then the 65 kHz lock is reset and $f_{sw}$ is free again to follow $V_{FB}$ and activates (or keeps counting) the fault timer if necessary ($V_{FB}$ is high again but not in a shorted $V_{out}$ situation).

Please note that while the soft start flag is high, as $f_{sw}$ is stuck to 65 kHz in this start−up mode, the controller ignores the low $V_{DMG}$ flag until the soft−start is over. After the 5 ms soft−start, if the $V_{ZCD}$ flag is asserted (the voltage is still less than 0.4 V after soft start), then the part immediately latches off or auto−recovers depending on the selected option.).

**OVP Protection at ZCD Pin**

The controller monitors cycle by cycle the voltage on the demagnetization pin after a blanking time. This blanking time is 1.5 μs and is there to make sure the leakage ringing is fully damped. After 8 successive OVP events, the part latches off. In case, the OVP disappears before the 8 cycles are counted, the counter resets and waits for another event.

**Temperature Shutdown**

The NCP12601 includes a temperature shutdown protection with a trip point typically at 150 °C and the typical hysteresis of 40 °C. When the temperature rises above the high threshold, the controller stops switching instantaneously, and goes to the off mode with extremely low power consumption. There is kept the $V_{CC}$ supply to keep the TSD information. When the temperature falls below the low threshold, the start−up of the device is enabled again, and a regular start−up sequence takes place.

NOTE: **IP Disclosure**
The product described herein (NCP12601) may be covered by one or more of the following U.S. patents: 5,073,850, 6,271,735, 6,362,067, 6,385,060, 6,597,221, 6,633,193, 6,587,351, 6,940,320. There may be other patents pending.

**SOIC−9 NB**
CASE 751BP
ISSUE A

DATE 21 NOV 2011

9
1
**SCALE 1:1**

NOTES:
1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
2. CONTROLLING DIMENSION: MILLIMETERS.
3. DIMENSION b DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE PROTRUSION SHALL BE 0.10mm TOTAL IN EXCESS OF 'b' AT MAXIMUM MATERIAL CONDITION.
4. DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR GATE BURRS. MOLD FLASH, PROTRUSIONS, OR GATE BURRS SHALL NOT EXCEED 0.15mm PER SIDE. DIMENSIONS D AND E ARE DE-TERMINED AT DATUM F.
5. DIMENSIONS A AND B ARE TO BE DETERM-INED AT DATUM F.
6. A1 IS DEFINED AS THE VERTICAL DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT ON THE PACKAGE BODY.

**2X** | 0.10 | C | A−B |

**D**
**D**
**A**
| 0.20 | C |
**4 TIPS**

**2X** | 0.10 | C | A−B |

10    6
**H**        **E**
1
5

| 0.20 | C |
**5 TIPS**

**B**  9X **b**
| ⊕ | 0.25 Ⓜ | C | A−B | D |

**TOP VIEW**

**F**

**DETAIL A**

L2  A3  L
**SEATING PLANE**

**C**

| MILLIMETERS | | |
| DIM | MIN | MAX |
| --- | --- | --- |
| A | 1.25 | 1.75 |
| A1 | 0.10 | 0.25 |
| A3 | 0.17 | 0.25 |
| b | 0.31 | 0.51 |
| D | 4.80 | 5.00 |
| E | 3.80 | 4.00 |
| e | 1.00 BSC | |
| H | 5.80 | 6.20 |
| h | 0.37 REF | |
| L | 0.40 | 1.27 |
| L2 | 0.25 BSC | |
| M | 0° | 8° |

**9X** | 0.10 | C |

| ⫽ | 0.10 | C |

**A**
**A1**  **e**
**C** **SEATING PLANE**

**SIDE VIEW**

**h**
X 45°
**M**
**DETAIL A**
**END VIEW**

## RECOMMENDED SOLDERING FOOTPRINT*

9X 0.58    1.00 PITCH

6.50

9X 1.18    1

DIMENSION: MILLIMETERS

*For additional information on our Pb−Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

## GENERIC MARKING DIAGRAM*

9
XXXXX
ALYWX
1

XXXXX = Specific Device Code
A     = Assembly Location
L     = Wafer Lot
Y     = Year
W     = Work Week
▪     = Pb−Free Package

*This information is generic. Please refer to device data sheet for actual part marking. Pb−Free indicator, "G", may or not be present.

| **DOCUMENT NUMBER:** | 98AON52301E | Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. | |
| --- | --- | --- | --- |
| **DESCRIPTION:** | SOIC−9 NB | | **PAGE 1 OF 1** |

© Semiconductor Components Industries, LLC, 2019

www.onsemi.com

**SOIC−7**
CASE 751U−01
ISSUE E

DATE 20 OCT 2009

**SCALE 1:1**



NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: MILLIMETER.
3. DIMENSION A AND B ARE DATUMS AND T IS A DATUM SURFACE.
4. DIMENSION A AND B DO NOT INCLUDE MOLD PROTRUSION.
5. MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.

|     | MILLIMETERS | | INCHES | |
| --- | --- | --- | --- | --- |
| DIM | MIN | MAX | MIN | MAX |
| A | 4.80 | 5.00 | 0.189 | 0.197 |
| B | 3.80 | 4.00 | 0.150 | 0.157 |
| C | 1.35 | 1.75 | 0.053 | 0.069 |
| D | 0.33 | 0.51 | 0.013 | 0.020 |
| G | 1.27 BSC | | 0.050 BSC | |
| H | 0.10 | 0.25 | 0.004 | 0.010 |
| J | 0.19 | 0.25 | 0.007 | 0.010 |
| K | 0.40 | 1.27 | 0.016 | 0.050 |
| M | 0 ° | 8 ° | 0 ° | 8 ° |
| N | 0.25 | 0.50 | 0.010 | 0.020 |
| S | 5.80 | 6.20 | 0.228 | 0.244 |

**SOLDERING FOOTPRINT\***



SCALE 6:1 $\left(\dfrac{mm}{inches}\right)$

\*For additional information on our Pb−Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

**GENERIC
MARKING DIAGRAM**



XXX = Specific Device Code
A = Assembly Location
L = Wafer Lot
Y = Year
W = Work Week
▪ = Pb−Free Package

\*This information is generic. Please refer to device data sheet for actual part marking. Pb−Free indicator, "G" or microdot " ▪", may or may not be present.

**STYLES ON PAGE 2**

| DOCUMENT NUMBER: | 98AON12199D | Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. | |
| --- | --- | --- | --- |
| DESCRIPTION: | 7−LEAD SOIC | | PAGE 1 OF 2 |

STYLE 1:
PIN 1. EMITTER
2. COLLECTOR
3. COLLECTOR
4. EMITTER
5. EMITTER
6.
7. NOT USED
8. EMITTER

STYLE 2:
PIN 1. COLLECTOR, DIE, #1
2. COLLECTOR, #1
3. COLLECTOR, #2
4. COLLECTOR, #2
5. BASE, #2
6. EMITTER, #2
7. NOT USED
8. EMITTER, #1

STYLE 3:
PIN 1. DRAIN, DIE #1
2. DRAIN, #1
3. DRAIN, #2
4. DRAIN, #2
5. GATE, #2
6. SOURCE, #2
7. NOT USED
8. SOURCE, #1

STYLE 4:
PIN 1. ANODE
2. ANODE
3. ANODE
4. ANODE
5. ANODE
6. ANODE
7. NOT USED
8. COMMON CATHODE

STYLE 5:
PIN 1. DRAIN
2. DRAIN
3. DRAIN
4. DRAIN
5.
6.
7. NOT USED
8. SOURCE

STYLE 6:
PIN 1. SOURCE
2. DRAIN
3. DRAIN
4. SOURCE
5. SOURCE
6.
7. NOT USED
8. SOURCE

STYLE 7:
PIN 1. INPUT
2. EXTERNAL BYPASS
3. THIRD STAGE SOURCE
4. GROUND
5. DRAIN
6. GATE 3
7. NOT USED
8. FIRST STAGE Vd

STYLE 8:
PIN 1. COLLECTOR (DIE 1)
2. BASE (DIE 1)
3. BASE (DIE 2)
4. COLLECTOR (DIE 2)
5. COLLECTOR (DIE 2)
6. EMITTER (DIE 2)
7. NOT USED
8. COLLECTOR (DIE 1)

STYLE 9:
PIN 1. EMITTER (COMMON)
2. COLLECTOR (DIE 1)
3. COLLECTOR (DIE 2)
4. EMITTER (COMMON)
5. EMITTER (COMMON)
6. BASE (DIE 2)
7. NOT USED
8. EMITTER (COMMON)

STYLE 10:
PIN 1. GROUND
2. BIAS 1
3. OUTPUT
4. GROUND
5. GROUND
6. BIAS 2
7. NOT USED
8. GROUND

STYLE 11:
PIN 1. SOURCE (DIE 1)
2. GATE (DIE 1)
3. SOURCE (DIE 2)
4. GATE (DIE 2)
5. DRAIN (DIE 2)
6. DRAIN (DIE 2)
7. NOT USED
8. DRAIN (DIE 1)

| DOCUMENT NUMBER: | 98AON12199D | Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. | |
| --- | --- | --- | --- |
| DESCRIPTION: | 7−LEAD SOIC | | PAGE 2 OF 2 |

© Semiconductor Components Industries, LLC, 2019

www.onsemi.com

**PUBLICATION ORDERING INFORMATION**

◊