ESDALC5-1BM2, ESDALC5-1BT2



Single line low capacitance Transil[™], transient surge voltage suppressor (TVS) for ESD protection

Datasheet - production data



Features

- Single line low capacitance Transil diode
- Bidirectional ESD protection
- Breakdown voltage V_{BR} = 5.8 V min
- Low diode capacitance (26 pF typ. at 0 V)
- Low leakage current < 60 nA at 5 V
- Very small PCB area: 0.6 mm²

Applications

Where transient overvoltage protection in ESD sensitive equipment is required, such as:

- Computers
- Printers
- Communication systems
- Cellular phone handsets and accessories
- Video equipment

Benefits

- High ESD protection level
- High integration
- Suitable for high density boards
- Lead-free packages
- ECOPACK[®]2 compliant components

Complies with the following standards


- IEC 61000-4-2 (exceeds level 4)
 - 30 kV (air discharge)
 - 30 kV (contact discharge)
- MIL STD 883G Method 3015-7: class 3
 - Human body model

Description

The ESDALC5-1BM2 (SOD882) and ESDALC5-1BT2 (SOD882T) are bidirectional single-line TVS diodes designed to protect data lines or other I/O ports against ESD transients.

These devices are ideal for applications where both reduced line capacitance and board space saving are required.

Figure 1: Functional diagram



TM: Transil is a trademark of STMicroelectronics

November 2016

DocID16936 Rev 6

This is information on a product in full production.

1 Characteristics

	Table 1: Absolute maximum ratings (Tamb = 25 °C)						
Symbol	Parameter V			Unit			
		IEC 61000-4-2:					
Vpp	Peak pulse voltage	Contact discharge	30	kV			
		Air discharge	30				
Ppp	Peak pulse power 8/20µs, Tj initial = T _{amb}		150	W			
IPP	Peak pulse current 8/20µs		9	А			
T _{stg}	Storage temperature range	-65 to +150					
Tj	Junction temperature	-55 to +150	°C				
T∟	Maximum lead temperature for solderi	260					

Table 1: Absolute maximum ratings (T_{amb} = 25 °C)

Figure 2: Electrical characteristics (definitions)






Table 2: Electrical characteristics (T_{amb} = 25 °C)


Symbol	Test condition	Min.	Тур.	Max.	Unit
	From I/O1 to I/O2, IR = 1 mA	11	13	17	V
Vbr	From I/O2 to I/O1, IR = 1 mA	5.8	8	11	v
Irm	$V_{RM} = 5 V$			60	nA
R _d	Dynamic resistance, pulse width 100 ns From I/O1 to I/O2 From I/O2 to I/O1		0.25 0.23		Ω
Cline	$F = 1 MHz$, $V_R = 0 V$		26	30	pF
VcL	8 kV contact discharge after 30 ns IEC 61000 4-2 From I/O1 to I/O2 From I/O2 to I/O1		16 11		V



1.1 Characteristics (curves)








DocID16936 Rev 6


3/13


51

Characteristics

ESDALC5-1BM2, ESDALC5-1BT2










2 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK[®] packages, depending on their level of environmental compliance. ECOPACK[®] specifications, grade definitions and product status are available at: *www.st.com*. ECOPACK[®] is an ST trademark.

2.1 SOD882 package information




	Dimensions					
Ref.	Millimeters			Inches		
	Min.	Тур.	Max.	Min.	Тур.	Max.
А	0.40	0.47	0.50	0.016	0.019	0.020
A1	0.00		0.05	0.000		0.002
b1	0.45	0.50	0.55	0.018	0.020	0.022
b2	0.45	0.50	0.55	0.018	0.020	0.022
D	0.55	0.60	0.65	0.022	0.024	0.026
E	0.95	1.00	1.05	0.037	0.039	0.041
е	0.60	0.65	0.70	0.024	0.026	0.028
L1	0.20	0.25	0.30	0.008	0.010	0.012
L2	0.20	0.25	0.30	0.008	0.010	0.012





Package information

ESDALC5-1BM2, ESDALC5-1BT2



Product marking may be rotated by multiples of 90° for assembly plant differentiation. In no case should this product marking be used to orient the component for its placement on a PCB. Only pin 1 mark is to be used for this purpose.




Figure 18: SOD882 tape and specifications



2.2 SOD882T package information




Figure 19: SOD882T package outline

Table 4: SOD882T package mechanical data


	Dimensions					
Ref.	Millimeters			Inches		
	Min.	Тур.	Max.	Min.	Тур.	Max.
А	0.30		0.40	0.012		0.016
A1	0.00		0.05	0.000		0.002
b1	0.45	0.50	0.55	0.018	0.020	0.022
b2	0.45	0.50	0.55	0.018	0.020	0.022
D	0.55	0.60	0.65	0.022	0.024	0.026
E	0.95	1.00	1.05	0.037	0.039	0.041
е	0.60	0.65	0.70	0.024	0.026	0.028
L1	0.20	0.25	0.30	0.008	0.010	0.012
L2	0.20	0.25	0.30	0.008	0.010	0.012



Package information

3

ESDALC5-1BM2, ESDALC5-1BT2



Product marking may be rotated by multiples of 90° for assembly plant differentiation. In no case should this product marking be used to orient the component for its placement on a PCB. Only pin 1 mark is to be used for this purpose.




Figure 22: SOD882T tape and specifications


<u>8/1</u>3




3 **Recommendation on PCB assembly**

3.1 Stencil opening design

- General recommendation on stencil opening design 1.
 - Stencil opening dimensions: L (Length), W (Width), T (Thickness). a.
- 2. General design rule
 - Stencil thickness (T) = 75 ~ 125 μ m Aspect ratio = $\frac{W}{T} \ge 1.5$ a.
 - b.
 - Aspect area = $\frac{L \times W}{2T(L+W)} \ge 0.66$ c.
- 3. Reference design
 - Stencil opening thickness: 100 µm a.
 - Stencil opening for central exposed pad: Opening to footprint ratio is 50%. b.
 - Stencil opening for leads: Opening to footprint ratio is 90%. c.





3.2 Solder paste

- 1. Halide-free flux qualification ROL0 according to ANSI/J-STD-004.
- 2. "No clean" solder paste is recommended.
- 3. Offers a high tack force to resist component movement during high speed.
- 4. Solder paste with fine particles: powder particle size is 20-38 µm.



DocID16936 Rev 6

3.3 Placement


- 1. Manual positioning is not recommended.
- 2. It is recommended to use the lead recognition capabilities of the placement system, not the outline centering
- 3. Standard tolerance of ± 0.05 mm is recommended.
- 4. 3.5 N placement force is recommended. Too much placement force can lead to squeezed out solder paste and cause solder joints to short. Too low placement force can lead to insufficient contact between package and solder paste that could cause open solder joints or badly centered packages.
- 5. To improve the package placement accuracy, a bottom side optical control should be performed with a high resolution tool.
- 6. For assembly, a perfect supporting of the PCB (all the more on flexible PCB) is recommended during solder paste printing, pick and place and reflow soldering by using optimized tools.

3.4 PCB design preference

- 1. To control the solder paste amount, the closed via is recommended instead of open vias.
- 2. The position of tracks and open vias in the solder area should be well balanced. The symmetrical layout is recommended, in case any tilt phenomena caused by asymmetrical solder paste amount due to the solder flow away.

3.5 Reflow profile





Minimize air convection currents in the reflow oven to avoid component movement.

Maximum soldering profile corresponds to the latest IPC/JEDEC J-STD-020.

10/13

DocID16936 Rev 6



4 Ordering information

Figure 26: Ordering	g information scheme
	ESDA LC 5-1 B x2
ESD array	
Low capacitance	
Breakdown voltage	
5 = 5.8 Volts min	
Number of lines	
Directional	
B = Bi-directional	
Package	
M2 = SOD882	
T2 = Thin (SOD882T)	

Figure 26: Ordering information scheme

Table 5: O	rderina	information

Order code	Marking ⁽¹⁾	Package	Weight	Base qty.	Delivery mode
ESDALC5-1BM2	G	SOD882	0.93 mg	12000	Tape and reel
ESDALC5-1BT2	Н	SOD882T	0.82 mg	12000	Tape and reel

Notes:

 $^{(1)}\mbox{The}$ marking can be rotated by multiples of 90° to differentiate assembly location



5 Revision history

Date	Revision	Changes
02-Feb-2010	1	Initial release.
06-Jun-2012	2	Updated Figure 11, Figure 12, Figure 15, Figure 19, Table 3, and Table 4. Updated note in page 7, 8 and 13. Updated I_{RM} in Table 2.
05-Mar-2013	3	Clamping voltage at 30 ns added in Table 2.
09-Jan-2014	4	Updated Table 1, Table 2, Table 5, Figure 2, Figure 3, Figure 4, Figure 5, Figure 6, Figure 7, Figure 8, Figure 9, Figure 10, Figure 11, Figure 12, Figure 16, Figure 17, Figure 20, Figure 21 and Figure 24. Added Figure 14.
02-Apr-2014	5	Updated Figure 4 and Figure 5.
28-Nov-2016	6	Updated cover image, <i>Table 2: "Electrical characteristics</i> (<i>Tamb</i> = 25 °C)" and <i>Figure 2: "Electrical characteristics</i> (<i>definitions</i>)".

Table 6: Document revision history



ESDALC5-1BM2, ESDALC5-1BT2

IMPORTANT NOTICE – PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2016 STMicroelectronics - All rights reserved

