

Is Now Part of



# **ON Semiconductor**®

# To learn more about ON Semiconductor, please visit our website at <u>www.onsemi.com</u>

Please note: As part of the Fairchild Semiconductor integration, some of the Fairchild orderable part numbers will need to change in order to meet ON Semiconductor's system requirements. Since the ON Semiconductor product management systems do not have the ability to manage part nomenclature that utilizes an underscore (\_), the underscore (\_) in the Fairchild part numbers will be changed to a dash (-). This document may contain device numbers with an underscore (\_). Please check the ON Semiconductor website to verify the updated device numbers. The most current and up-to-date ordering information can be found at <a href="https://www.onsemi.com">www.onsemi.com</a>. Please email any questions regarding the system integration to <a href="https://www.onsemi.com">Fairchild\_questions@onsemi.com</a>.

ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or unavteries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that ON Semiconductor was negligent regarding the design or manufacture of the part. ON Semiconductor is and its officers, employees, even if such claim any manner.

# FAIRCHILD

SEMICONDUCTOR

# 74AC191 Up/Down Counter with Preset and Ripple Clock

# **General Description**

The AC191 is a reversible modulo 16 binary counter. It features synchronous counting and asynchronous presetting. The preset feature allows the AC191 to be used in programmable dividers. The Count Enable input, the Terminal Count output and the Ripple Clock output make possible a variety of methods of implementing multistage counters. In the counting modes, state changes are initiated by the rising edge of the clock.

## Features

- I<sub>CC</sub> reduced by 50%
- High speed—133 MHz typical count frequency

November 1988


Revised November 1999

- Synchronous counting
- Asynchronous parallel load
- Cascadable
- Outputs source/sink 24 mA

# **Ordering Code:**

Order Number	Package Number	Package Description
74AC191SC	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow Body
74AC191SJ	M16D	16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74AC191MTC	MTC16	16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
74AC191PC	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide

Device also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code.



# **Connection Diagram**

P1	1	$\bigcirc$	16 - V <sub>C</sub>	с
Q1-	2		15 P <sub>0</sub>	
۹ <sub>0</sub> –	3		14 CP	
CE -	4		13 - RC	
Ū/D-	5		12 TC	
Q2 —	6		11 - PL	
Q3 —	7		10 P <sub>2</sub>	
GND —	8		9 P 3	

# **Pin Descriptions**

Pin Names	Description
CE	Count Enable Input
CP	Clock Pulse Input
P <sub>0</sub> -P <sub>3</sub>	Parallel Data Inputs
PL	Asynchronous Parallel Load Input
U /D	Up/Down Count Control Input
Q <sub>0</sub> –Q <sub>3</sub>	Flip-Flop Outputs
RC	Ripple Clock Output
тс	Terminal Count Output

FACT<sup>™</sup> is a trademark of Fairchild Semiconductor Corporation.

© 1999 Fairchild Semiconductor Corporation DS009940

74AC19<sup>-</sup>

#### **RC Truth Table**

	Inputs						
PL	CE	TC (Note 1)	СР	RC			
Н	L	Н	ъ	Ъ			
н	н	х	х	н			
н	х	L	х	н			
L	х	х	х	Н			

#### **Functional Description**

The AC191 is a synchronous up/down counter. The AC191 is organized as a 4-bit binary counter. It contains four edgetriggered flip-flops with internal gating and steering logic to provide individual preset, count-up and count-down operations.

Each circuit has an asynchronous parallel load capability permitting the counter to be preset to any desired number. When the Parallel Load ( $\overline{PL}$ ) input is LOW, information present on the Parallel Load inputs ( $P_0$ – $P_3$ ) is loaded into the counter and appears on the Q outputs. This operation overrides the counting functions, as indicated in the Mode Select Table.

A HIGH signal on the  $\overline{CE}$  input inhibits counting. When  $\overline{CE}$  is LOW, internal state changes are initiated synchronously by the LOW-to-HIGH transition of the clock input. The direction of counting is determined by the  $\overline{U}/D$  input signal, as indicated in the Mode Select Table.  $\overline{CE}$  and  $\overline{U}/D$  can be changed with the clock in either state, provided only that the recommended setup and hold times are observed.

Two types of outputs are provided as overflow/underflow indicators. The terminal count (TC) output is normally LOW. It goes HIGH when the circuits reach zero in the count down mode or 15 in the count up mode. The TC output will then remain HIGH until a state change occurs, whether by counting or presetting or until  $\overline{U}/\overline{D}$  is changed. The TC output should not be used as a clock signal because it is subject to decoding spikes.

The TC signal is also used internally to enable the Ripple Clock (RC) output. The RC output is normally HIGH. When CE is LOW and TC is HIGH, RC output will go LOW when the clock next goes LOW and will stay LOW until the clock goes HIGH again. This feature simplifies the design of multistage counters, as indicated in Figure 1 and Figure 2. In Figure 1, each RC output is used as the clock input for the next higher stage. This configuration is particularly advantageous when the clock source has a limited drive capability, since it drives only the first stage. To prevent counting in all stages it is only necessary to inhibit the first stage, since a HIGH signal on CE inhibits the RC output pulse, as indicated in the RC Truth Table. A disadvantage of this configuration, in some applications, is the timing skew between state changes in the first and last stages. This represents the cumulative delay of the clock as it ripples through the preceding stages.

A method of causing state changes to occur simultaneously in all stages is shown in Figure 2. All clock inputs are driven in parallel and the  $\overline{\text{RC}}$  outputs propagate the carry/borrow signals in ripple fashion. In this configuration the LOW state duration of the clock must be long enough to allow the negative-going edge of the carry/borrow signal to

www.fairchildsemi.com


ripple through to the last stage before the clock goes HIGH. There is no such restriction on the HIGH state duration of the clock, since the  $\overline{\text{RC}}$  output of any device goes HIGH shortly after its CP input goes HIGH.


The configuration shown in Figure 3 avoids ripple delays and their associated restrictions. The  $\overline{CE}$  input for a given stage is formed by combining the TC signals from all the preceding stages. Note that in order to inhibit counting an enable signal must be included in each carry gate. The simple inhibit scheme of Figure 1 and Figure 2 doesn't apply, because the TC output of a given stage is not affected by its own  $\overline{CE}$ .

#### **Mode Select Table**

	Inp	outs	Mode	
PL	CE	U/D	СР	
Н	L	L	~	Count Up
Н	L	н	~	Count Down
L	Х	х	Х	Preset (Asyn.)
н	Н	Х	х	No Change (Hold)

#### State Diagram





3

74AC191

## Absolute Maximum Ratings(Note 2)

Supply Voltage (V <sub>CC</sub> )	-0.5V to +7.0V
DC Input Diode Current (IIK)	
$V_{I} = -0.5V$	–20 mA
$V_I = V_{CC} + 0.5V$	+20 mA
DC Input Voltage (VI)	$-0.5V$ to $V_{CC} + 0.5V$
DC Output Diode Current (I <sub>OK</sub> )	
$V_0 = -0.5V$	–20 mA
$V_{O} = V_{CC} + 0.5V$	+20 mA
DC Output Voltage (V <sub>O</sub> )	$-0.5V$ to $V_{CC} + 0.5V$
DC Output Source	
or Sink Current (I <sub>O</sub> )	±50 mA
DC V <sub>CC</sub> or Ground Current	
per Output Pin (I <sub>CC</sub> or I <sub>GND</sub> )	±50 mA
Storage Temperature (T <sub>STG</sub> )	$-65^{\circ}C$ to $+150^{\circ}C$
Junction Temperature (T <sub>J</sub> )	
PDIP	140°C

# Recommended Operating Conditions

Supply Voltage (V <sub>CC</sub> )	2.0V to 6.0V
Input Voltage (V <sub>I</sub> )	0V to $V_{CC}$
Output Voltage (V <sub>O</sub> )	0V to $V_{CC}$
Operating Temperature (T <sub>A</sub> )	$-40^{\circ}C$ to $+85^{\circ}C$
Minimum Input Edge Rate ( $\Delta V/\Delta t$ )	
$V_{\text{IN}}$ from 30% to 70% of $V_{\text{CC}}$	
V <sub>CC</sub> @ 3.3V 4.5V, 5.5V	125 mV/ns

Note 2: Absolute maximum ratings are those values beyond which damage to the device may occur. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, output/input loading variables. Fairchild does not recommend operation of FACT<sup>™</sup> circuits outside databook specifications.

# **DC Electrical Characteristics**

Symbol	Parameter	V <sub>cc</sub>	<b>T</b> <sub>A</sub> =	+25°C	$T_A = -40^{\circ}C$ to $+85^{\circ}C$	Units	Conditions	
Symbol	Falanielei	(V)	Тур	Gu	aranteed Limits	Units	Contaitions	
/ <sub>IH</sub>	Minimum HIGH Level	3.0	1.5	2.1	2.1		$V_{OUT} = 0.1V$	
	Input Voltage	4.5	2.25	3.15	3.15	V	or $V_{CC} - 0.1V$	
		5.5	2.75	3.85	3.85			
VIL	Maximum LOW Level	3.0	1.5	0.9	0.9		$V_{OUT} = 0.1V$	
	Input Voltage	4.5	2.25	1.35	1.35	V	or $V_{CC} - 0.1V$	
		5.5	2.75	1.65	1.65			
/ <sub>он</sub>	Minimum HIGH Level	3.0	2.99	2.9	2.9			
	Output Voltage	4.5	4.49	4.4	4.4	V	$I_{OUT} = -50 \ \mu A$	
		5.5	5.49	5.4	5.4			
		3.0		2.56	2.46		$V_{IN} = V_{IL} \text{ or } V_{IH}$	
		4.5		3.86	3.76	V	I <sub>OH</sub> –12 mA	
		5.5		4.86	4.76		$I_{OH} = -24 \text{ mA}$	
							I <sub>OH</sub> .= -24 mA (Note	
V <sub>OL</sub>	Maximum LOW Level	3.0	0.002	0.1	0.1			
	Output Voltage	4.5	0.001	0.1	0.1	V	$I_{OUT} = 50 \ \mu A$	
		5.5	0.001	0.1	0.1			
		3.0		0.36	0.44		$V_{IN} = V_{IL} \text{ or } V_{IH}$	
		4.5		0.36	0.44	V	$I_{OL} = 12 \text{ mA}$	
		5.5		0.36	0.44		$I_{OL} = 24 \text{ mA}$	
							I <sub>OL</sub> = 24 mA (Note 3	
IN	Maximum Input	5.5		±0.1	±1.0	μA	$V_1 = V_{CC}$ , GND	
(Note 5)	Leakage Current	5.5		±0.1	±1.0	μΛ	$v_{\rm I} = v_{\rm CC}$ , GND	
OLD	Minimum Dynamic	5.5			75	mA	$V_{OLD} = 1.65V \text{ Max}$	
l <sub>онр</sub>	Output Current (Note 4)	5.5			-75	mA	V <sub>OHD</sub> = 3.85V Min	
I <sub>CC</sub>	Maximum Quiescent	5.5		4.0	40.0	μA	$V_{IN} = V_{CC}$	
(Note 5)	Supply Current	5.5		4.0	40.0	μΛ	or GND	

Note 5. All outputs loaded, unesholds on input associated with output und

Note 4: Maximum test duration 2.0 ms, one output loaded at a time.

Note 5:  $I_{\rm IN}$  and  $I_{\rm CC}$  @ 3.0V are guaranteed to be less than or equal to the respective limit @ 5.5V  $V_{\rm CC}.$ 

		V <sub>cc</sub>		$\boldsymbol{C_L}=\boldsymbol{50}~\boldsymbol{pF}$		T <sub>A</sub> = -40°		
Symbol	Parameter	(V)		$\textbf{T}_{\textbf{A}}=+\textbf{25}^{\circ}\textbf{C}$		<b>C</b> <sub>L</sub> =	50 pF	Units
		(Note 6)	Min	Тур	Max	Min	Max	
f <sub>MAX</sub>	Maximum Count	3.3	70	105		65		MHz
	Frequency	5.0	90	133		85		IVII IZ
t <sub>PLH</sub>	Propagation Delay	3.3	2.0	8.5	15.0	1.5	16.0	ns
	CP to Q <sub>n</sub>	5.0	1.5	6.0	11.0	1.5	12.0	115
t <sub>PHL</sub>	Propagation Delay	3.3	2.5	8.5	14.5	2.0	16.0	
	CP to Q <sub>n</sub>	5.0	1.5	6.0	10.5	1.5	11.5	ns
t <sub>PLH</sub>	Propagation Delay	3.3	3.5	10.5	18.0	2.5	20.0	ns
	CP to TC	5.0	2.5	7.5	12.0	1.5	14.0	
t <sub>PHL</sub>	Propagation Delay	3.3	4.0	10.5	17.5	3.0	19.0	ns
	CP to TC	5.0	2.5	7.5	12.5	2.0	13.5	
t <sub>PLH</sub>	Propagation Delay	3.3	2.5	7.5	12.0	2.0	13.5	
	CP to RC	5.0	2.0	5.5	9.5	1.0	10.5	ns
t <sub>PHL</sub>	Propagation Delay	3.3	2.5	7.0	11.5	2.0	12.5	ns
	CP to RC	5.0	1.5	5.0	8.5	1.0	9.5	115
t <sub>PLH</sub>	Propagation Delay	3.3	2.5	7.0	12.0	1.5	13.5	ns
	CE to RC	5.0	1.5	5.0	8.5	1.0	9.5	115
t <sub>PHL</sub>	Propagation Delay	3.3	2.0	6.5	11.0	1.5	12.5	
	CE to RC	5.0	1.5	5.0	8.0	1.0	9.0	ns
t <sub>PLH</sub>	Propagation Delay	3.3	2.5	6.5	12.5	2.0	14.5	
	U /D to RC	5.0	1.5	5.0	9.0	1.0	10.0	ns
t <sub>PHL</sub>	Propagation Delay	3.3	2.5	7.0	12.0	2.0	13.5	
	U /D to RC	5.0	1.5	5.0	8.5	1.0	10.0	ns
t <sub>PLH</sub>	Propagation Delay	3.3	2.0	7.0	11.5	1.5	13.5	
	U /D to TC	5.0	1.5	5.0	8.5	1.0	9.5	ns
t <sub>PHL</sub>	Propagation Delay	3.3	2.0	6.5	11.0	1.5	12.5	
	U /D to TC	5.0	1.5	5.0	8.5	1.0	9.5	ns
t <sub>PLH</sub>	Propagation Delay	3.3	2.5	8.0	13.5	2.0	15.5	
	P <sub>n</sub> to Q <sub>n</sub>	5.0	2.0	5.5	9.5	1.0	10.5	ns
t <sub>PHL</sub>	Propagation Delay	3.3	2.5	7.5	13.0	1.5	14.5	
	P <sub>n</sub> to Q <sub>n</sub>	5.0	1.5	5.5	9.5	1.0	10.5	ns
t <sub>PLH</sub>	Propagation Delay	3.3	3.5	9.5	14.5	2.5	17.5	20
	PL to Q <sub>n</sub>	5.0	2.0	5.5	9.5	1.0	10.5	ns
PHL	Propagation Delay	3.3	3.0	8.0	13.5	2.0	15.5	
	PL to Q <sub>n</sub>	5.0	2.0	6.0	10.0	1.5	11.0	ns

Voltage Range 5.0 is 5.0V  $\pm$  0.5V

6
-
υ
Ā
4
N


# AC Operating Requirements

		V <sub>cc</sub>	T <sub>A</sub> = +25°C C <sub>L</sub> = 50 pF		$\textbf{T}_{\textbf{A}}=-40^{\circ}\textbf{C}$ to $+85^{\circ}\textbf{C}$	Units
Symbol	Parameter	(V)			$C_L = 50 \text{ pF}$	
		(Note 7)	Тур	Gua	ranteed Minimum	
t <sub>S</sub>	Setup Time, HIGH or LOW	3.3	1.0	3.0	3.0	
	P <sub>n</sub> to PL	5.0	0.5	2.0	2.5	ns
t <sub>H</sub>	Hold Time, HIGH or LOW	3.3	-1.5	0.5	1.0	
	P <sub>n</sub> to PL	5.0	-0.5	1.0	1.0	ns
t <sub>S</sub>	Setup Time, LOW	3.3	3.0	6.0	7.0	
	CE to CP	5.0	1.5	4.0	4.5	ns
t <sub>H</sub>	Hold Time, LOW	3.3	-4.0	-0.5	-0.5	ns
	CE to CP	5.0	-2.5	0	0	115
t <sub>S</sub>	Setup Time, HIGH or LOW	3.3	4.0	8.0	9.0	
	U/D to CP	5.0	2.5	5.5	6.5	ns
t <sub>H</sub>	Hold Time, HIGH or LOW	3.3	-5.0	0	0	
	U/D to CP	5.0	-3.0	0.5	0.5	ns
t <sub>W</sub>	PL Pulse Width, LOW	3.3	2.0	3.5	4.0	
		5.0	1.0	1.0	1.0	ns
t <sub>W</sub>	CP Pulse Width, LOW	3.3	2.0	3.5	4.0	
		5.0	2.0	3.0	4.0	.0 ns
t <sub>rec</sub>	Recovery Time	3.3	-0.5	0	0	
	PL to CP	5.0	-1.0	0	0	ns


Note 7: Voltage Range 3.3 is  $3.3V \pm 0.3V$ Voltage Range 5.0 is  $5.0V \pm 0.5V$ 


## Capacitance

Symbol	Parameter	Тур	Units	Conditions
C <sub>IN</sub>	Input Capacitance	4.5	pF	V <sub>CC</sub> = OPEN
C <sub>PD</sub>	Power Dissipation Capacitance	75.0	pF	$V_{CC} = 5.0V$




7





9



www.fairchildsemi.com

Downloaded from Arrow.com.

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent-Marking.pdf</u>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor haves against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death a

#### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81–3–5817–1050 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative

© Semiconductor Components Industries, LLC

Downloaded from Arrow.com.