


M93C86xx M93C76xx M93C66xx M93C56xx M93C46xx

16-Kbit, 8-Kbit, 4-Kbit, 2-Kbit and 1-Kbit (8-bit or 16-bit wide) MICROWIRE serial access EEPROM

Datasheet - production data



Features

- Industry standard MICROWIRE bus
- Single supply voltage:
 - 4.5 V to 5.5 V for M93Cx6
 - 2.5 V to 5.5 V for M93Cx6-W
 - 1.8 V to 5.5 V for M93Cx6-R

This is information on a product in full production.

- Dual organization: by word (x16) or byte (x8)
- Programming instructions that work on: byte, word or entire memory

- Self-timed programming cycle with auto-erase:
 5 ms
- READY/BUSY signal during programming
- 2 MHz clock rate
- · Sequential read operation
- · Enhanced ESD/latch-up behavior
- More than 1 million write cycles
- More than 40 year data retention
- Packages
 - SO8, TSSOP8, UFDFPN8 packages: RoHS-compliant and Halogen-free (ECOPACK2®)
 - PDIP8 package: RoHS-compliant (ECOPACK1®)

Table 1. Device summary

Reference	Part number	Memory size	Supply voltage
M93C46xx	M93C46	1 Kbit	4.5 V to 5.5 V
IVI93C40XX	M93C46-W	1 Kuit	2.5 V to 5.5 V
	M93C56		4.5 V to 5.5 V
M93C56xx	M93C56-W		2.5 V to 5.5 V
	M93C56-R		1.8 V to 5.5 V
	M93C66		4.5 V to 5.5 V
M93C66xx	M93C66-W	4 Kbit	2.5 V to 5.5 V
	M93C66-R		1.8 V to 5.5 V
M93C76xx	M93C76-W	8 Kbit	2.5 V to 5.5 V
IVI93C70XX	M93C76-R	O KUIL	1.8 V to 5.5 V
MO3C86vv	M93C86	16 Kbit	4.5 V to 5.5 V
M93C86xx	M93C86-W	10 KUIL	2.5 V to 5.5 V

April 2013 DocID4997 Rev 13 1/33

Contents

1	Des	cription	l	6
2	Con	necting	to the serial bus	8
3	Ope	rating fe	eatures	9
	3.1	Supply	y voltage (V _{CC})	9
		3.1.1	Operating supply voltage (V _{CC})	9
		3.1.2	Power-up conditions	
		3.1.3	Power-up and device reset	9
		3.1.4	Power-down	
4	Men	nory org	ganization	10
5	Insti	ructions	\$	11
	5.1	Read I	Data from Memory	13
	5.2	Erase	and Write data	13
		5.2.1	Write Enable and Write Disable	
		5.2.2	Write	13
		5.2.3	Write All	15
		5.2.4	Erase Byte or Word	16
		5.2.5	Erase All	16
6	REA	DY/BUS	SY status	17
7	Initia	al delive	ery state	17
8	Cloc	k pulse	counter	18
9	Max	imum ra	ating	19
10	DC a	and AC	parameters	20
11	Pacl	kage me	echanical data	27
12	Part	numbe	ring	31

	10	20	00	M93C76xx	MANAGECT	MOSCEC	MOSCAC
IV	15,	36	XXOO	INIBOC/DXX	MAGGGGKK	MXXQCJCEIVI	W33640XX

Contents

13 Revision history 32



List of tables

rable 1.	Device summary	1
Table 2.	Memory size versus organization	6
Table 3.	Signal names	7
Table 4.	Instruction set for the M93C46	
Table 5.	Instruction set for the M93C56 and M93C66	12
Table 6.	Instruction set for the M93C76 and M93C86	12
Table 7.	Absolute maximum ratings	19
Table 8.	Operating conditions (M93Cx6)	20
Table 9.	Operating conditions (M93Cx6-W)	20
Table 10.	Operating conditions (M93Cx6-R)	20
Table 11.	AC measurement conditions (M93Cx6)	20
Table 12.	AC measurement conditions (M93Cx6-W and M93Cx6-R)	20
Table 13.	Capacitance	21
Table 14.	DC characteristics (M93Cx6, device grade 6)	21
Table 15.	DC characteristics (M93Cx6-W, device grade 6)	22
Table 16.	DC characteristics (M93Cx6-R)	22
Table 17.	AC characteristics (M93Cx6, device grade 6)	23
Table 18.	AC characteristics (M93Cx6-W, device grade 6)	24
Table 19.	AC characteristics (M93Cx6-R)	25
Table 20.	PDIP8 – 8 lead plastic dual in-line package, 300 mils body width,	
	package mechanical data	
Table 21.	SO8 narrow – 8 lead plastic small outline, 150 mils body width, package data	28
Table 22.	UFDFPN8 8-lead ultra thin fine pitch dual flat package no lead	
	2 x 3 mm, data	29
Table 23.	TSSOP8 – 8 lead thin shrink small outline, package mechanical data	30
Table 24.	Ordering information scheme	31
Table 25.	Document revision history	32



List of figures

Figure 1.	Logic diagram	6
Figure 2.	8-pin package connections (top view)	
Figure 3.	Bus master and memory devices on the serial bus	8
Figure 4.	READ, WRITE, WEN, WDS sequences	14
Figure 5.	WRAL sequence	15
Figure 6.	ERASE, ERAL sequences	16
Figure 7.	Write sequence with one clock glitch	18
Figure 8.	AC testing input output waveforms	21
Figure 9.	Synchronous timing (start and op-code input)	25
Figure 10.	Synchronous timing (Read or Write)	26
Figure 11.	Synchronous timing (Read or Write)	26
Figure 12.	PDIP8 – 8 lead plastic dual in-line package, 300 mils body width,	
	package outline	27
Figure 13.	SO8 narrow – 8 lead plastic small outline, 150 mils body width,	
	package outline	28
Figure 14.	UFDFPN8 8-lead ultra thin fine pitch dual flat package no lead	
	2 x 3 mm, outline	29
Figure 15.	TSSOP8 – 8 lead thin shrink small outline, package outline	30




1 Description

The M93C46 (1 Kbit), M93C56 (2 Kbit), M93C66 (4 Kbit), M93C76 (8 Kbit) and M93C86 (16 Kbit) are Electrically Erasable PROgrammable Memory (EEPROM) devices accessed through the MICROWIRE bus protocol. The memory array can be configured either in bytes (x8b) or in words (x16b).

The M93Cx6 devices operate within a voltage supply range from 4.5 V to 5.5 V, the M93Cx6-W devices operate within a voltage supply range from 2.5 V to 5.5 V, and the M93Cx6-R devices operate within a voltage supply range from 1.8 V to 5.5 V. All these devices operate with a clock frequency of 2 MHz (or less), over an ambient temperature range of -40 $^{\circ}$ C / +85 $^{\circ}$ C.

Number of bits Number of 8-bit bytes Number of 16-bit words **Device** 2048 M93C86 16384 1024 M93C76 8192 1024 512 M93C66 4096 512 256 M93C56 2048 256 128 1024 128 64 M93C46

Table 2. Memory size versus organization







Table 3. Signal names

Signal name	Function	Direction
S	Chip Select	Input
D	Serial Data input	Input
Q	Serial Data output	Output
С	Serial Clock	Input
ORG	Organization Select	Input
V _{CC}	Supply voltage	
V _{SS}	Ground	

Figure 2. 8-pin package connections (top view)



- 1. See Section 11: Package mechanical data for package dimensions, and how to identify pin-1.
- 2. DU = Don't Use. The DU (do not use) pin does not contribute to the normal operation of the device. It is reserved for use by STMicroelectronics during test sequences. The pin may be left unconnected or may be connected to V_{CC} or V_{SS} .



2 Connecting to the serial bus

Figure 3 shows an example of three memory devices connected to an MCU, on a serial bus. Only one device is selected at a time, so only one device drives the Serial Data output (Q) line at a time, the other devices are high impedance.

The pull-down resistor R (represented in *Figure 3*) ensures that no device is selected if the bus master leaves the S line in the high impedance state.

In applications where the bus master may be in a state where all inputs/outputs are high impedance at the same time (for example, if the bus master is reset during the transmission of an instruction), the clock line (C) must be connected to an external pull-down resistor so that, if all inputs/outputs become high impedance, the C line is pulled low (while the S line is pulled low): this ensures that C does not become high at the same time as S goes low, and so, that the $t_{\rm SI\ CH}$ requirement is met. The typical value of R is 100 k Ω .




Figure 3. Bus master and memory devices on the serial bus

3 Operating features

3.1 Supply voltage (V_{CC})

3.1.1 Operating supply voltage (V_{CC})

Prior to selecting the memory and issuing instructions to it, a valid and stable V_{CC} voltage within the specified [V_{CC} (min), V_{CC} (max)] range must be applied. In order to secure a stable DC supply voltage, it is recommended to decouple the V_{CC} line with a suitable capacitor (usually of the order of 10 nF to 100 nF) close to the V_{CC}/V_{SS} package pins.

This voltage must remain stable and valid until the end of the transmission of the instruction and, for a Write instruction, until the completion of the internal write cycle (t_w).

3.1.2 Power-up conditions

When the power supply is turned on, V_{CC} rises from V_{SS} to V_{CC} . During this time, the Chip Select (S) line is not allowed to float and should be driven to V_{SS} , it is therefore recommended to connect the S line to V_{SS} via a suitable pull-down resistor.

The V_{CC} rise time must not vary faster than 1 V/µs.

3.1.3 Power-up and device reset

In order to prevent inadvertent Write operations during power-up, a power on reset (POR) circuit is included. At power-up (continuous rise of V_{CC}), the device does not respond to any instruction until V_{CC} has reached the power on reset threshold voltage (this threshold is lower than the minimum V_{CC} operating voltage defined in Operating conditions, in Section 10: DC and AC parameters).

When V_{CC} passes the POR threshold, the device is reset and is in the following state:

- Standby Power mode
- deselected (assuming that there is a pull-down resistor on the S line)

3.1.4 Power-down

At power-down (continuous decrease in V_{CC}), as soon as V_{CC} drops from the normal operating voltage to below the power on reset threshold voltage, the device stops responding to any instruction sent to it.

During power-down, the device must be deselected and in the Standby Power mode (that is, there should be no internal Write cycle in progress).

47/

DocID4997 Rev 13

4 Memory organization

The M93Cx6 memory is organized either as bytes (x8) or as words (x16). If Organization Select (ORG) is left unconnected (or connected to V_{CC}) the x16 organization is selected; when Organization Select (ORG) is connected to Ground (V_{SS}) the x8 organization is selected. When the M93Cx6 is in Standby mode, Organization Select (ORG) should be set either to V_{SS} or V_{CC} for minimum power consumption. Any voltage between V_{SS} and V_{CC} applied to Organization Select (ORG) may increase the Standby current.

5 Instructions

The instruction set of the M93Cx6 devices contains seven instructions, as summarized in *Table 4* to *Table 6*. Each instruction consists of the following parts, as shown in *Figure 4*: *READ, WRITE, WEN, WDS sequences*:

- Each instruction is preceded by a rising edge on Chip Select Input (S) with Serial Clock (C) being held low.
- A start bit, which is the first '1' read on Serial Data Input (D) during the rising edge of Serial Clock (C).
- Two op-code bits, read on Serial Data Input (D) during the rising edge of Serial Clock
 (C). (Some instructions also use the first two bits of the address to define the op-code).
- The address bits of the byte or word that is to be accessed. For the M93C46, the address is made up of 6 bits for the x16 organization or 7 bits for the x8 organization (see *Table 4*). For the M93C56 and M93C66, the address is made up of 8 bits for the x16 organization or 9 bits for the x8 organization (see *Table 5*). For the M93C76 and M93C86, the address is made up of 10 bits for the x16 organization or 11 bits for the x8 organization (see *Table 6*).

The M93Cx6 devices are fabricated in CMOS technology and are therefore able to run as slow as 0 Hz (static input signals) or as fast as the maximum ratings specified in "AC characteristics" tables, in *Section 10: DC and AC parameters*.

x8 origination (ORG = 0) x16 origination (ORG = 1) Start Op-Instruction **Description** Required Required Address bit code Address Data clock Data clock (1) (1) cycles cycles Read Data from READ 1 10 A6-A0 Q7-Q0 A5-A0 Q15-Q0 Memory Write Data to **WRITE** 1 01 A6-A0 D7-D0 18 A5-A0 D15-D0 25 Memory WEN Write Enable 1 00 11X XXXX 10 11 XXXX 9 00X **WDS** Write Disable 1 00 10 00 XXXX 9 XXXX Erase Byte or **ERASE** 1 11 A6-A0 10 A5-A0 9 Word 10X **ERAL** Erase All Memory 1 00 10 10 XXXX 9 XXXX Write All Memory 01X WRAL 1 D7-D0 01 XXXX D15-D0 00 18 25 with same Data XXXX

Table 4. Instruction set for the M93C46



^{1.} X = Don't Care bit.

01XX

XXXX

D15-D0

27

x8 origination (ORG = 0) x16 origination (ORG = 1) Start Op-Instruction Description Required bit **Address Address** Required code Data Data (1) (2) clock cycles (1) (3) clock cycles Read Data from **READ** 1 10 A8-A0 Q7-Q0 Q15-Q0 A7-A0 Memory Write Data to **WRITE** 1 01 A8-A0 D7-D0 20 A7-A0 D15-D0 27 Memory 1 1XXX 11XX WEN Write Enable 1 00 12 11 XXXX XXXX0 0XXX 00XX WDS Write Disable 1 00 12 11 **XXXX** XXXX Erase Byte or **ERASE** 1 11 A8-A0 12 A7-A0 11 Word Erase All 1 0XXX 10XX **ERAL** 1 00 12 11 Memory XXXXXXXX

Table 5. Instruction set for the M93C56 and M93C66

1. X = Don't Care bit.

WRAL

2. Address bit A8 is not decoded by the M93C56.

1

00

Write All Memory

with same Data

3. Address bit A7 is not decoded by the M93C56.

Table 6. Instruction set for the M93C76 and M93C86

D7-D0

20

0 1XXX

XXXX

				x8 Origination (ORG = 0)			x16 Origination (ORG = 1)		
Instruction	Description	Start bit	Op- code	Address ^{(1),}	Data	Required clock cycles	Address (1) (3)	Data	Required clock cycles
READ	Read Data from Memory	1	10	A10-A0	Q7-Q0		A9-A0	Q15-Q0	
WRITE	Write Data to Memory	1	01	A10-A0	D7-D0	22	A9-A0	D15-D0	29
WEN	Write Enable	1	00	11X XXXX XXXX		14	11 XXXX XXXX		13
WDS	Write Disable	1	00	00X XXXX XXXX		14	00 XXXX XXXX		13
ERASE	Erase Byte or Word	1	11	A10-A0		14	A9-A0		13
ERAL	Erase All Memory	1	00	10X XXXX XXXX		14	10 XXXX XXXX		13
WRAL	Write All Memory with same Data	1	00	01X XXXX XXXX	D7-D0	22	01 XXXX XXXX	D15-D0	29

- 1. X = Don't Care bit.
- 2. Address bit A10 is not decoded by the M93C76.
- 3. Address bit A9 is not decoded by the M93C76.

5.1 Read Data from Memory

The Read Data from Memory (READ) instruction outputs data on Serial Data Output (Q). When the instruction is received, the op-code and address are decoded, and the data from the memory is transferred to an output shift register. A dummy 0 bit is output first, followed by the 8-bit byte or 16-bit word, with the most significant bit first. Output data changes are triggered by the rising edge of Serial Clock (C). The M93Cx6 automatically increments the internal address register and clocks out the next byte (or word) as long as the Chip Select Input (S) is held High. In this case, the dummy 0 bit is *not* output between bytes (or words) and a continuous stream of data can be read (the address counter automatically rolls over to 00h when the highest address is reached).

5.2 Erase and Write data

5.2.1 Write Enable and Write Disable

The Write Enable (WEN) instruction enables the future execution of erase or write instructions, and the Write Disable (WDS) instruction disables it. When power is first applied, the M93Cx6 initializes itself so that erase and write instructions are disabled. After a Write Enable (WEN) instruction has been executed, erasing and writing remains enabled until a Write Disable (WDS) instruction is executed, or until V_{CC} falls below the power-on reset threshold voltage. To protect the memory contents from accidental corruption, it is advisable to issue the Write Disable (WDS) instruction after every write cycle. The Read Data from Memory (READ) instruction is not affected by the Write Enable (WEN) or Write Disable (WDS) instructions.

5.2.2 Write

For the Write Data to Memory (WRITE) instruction, 8 or 16 data bits follow the op-code and address bits. These form the byte or word that is to be written. As with the other bits, Serial Data Input (D) is sampled on the rising edge of Serial Clock (C).

After the last data bit has been sampled, the Chip Select Input (S) must be taken low before the next rising edge of Serial Clock (C). If Chip Select Input (S) is brought low before or after this specific time frame, the self-timed programming cycle will not be started, and the addressed location will not be programmed. The completion of the cycle can be detected by monitoring the READY/BUSY line, as described later in this document.

Once the Write cycle has been started, it is internally self-timed (the external clock signal on Serial Clock (C) may be stopped or left running after the start of a Write cycle). The Write cycle is automatically preceded by an Erase cycle, so it is unnecessary to execute an explicit erase instruction before a Write Data to Memory (WRITE) instruction.






Figure 4. READ, WRITE, WEN, WDS sequences

1. For the meanings of An, Xn, Qn and Dn, see Table 4, Table 5 and Table 6.

47/

5.2.3 Write All

As with the Erase All Memory (ERAL) instruction, the format of the Write All Memory with same Data (WRAL) instruction requires that a dummy address be provided. As with the Write Data to Memory (WRITE) instruction, the format of the Write All Memory with same Data (WRAL) instruction requires that an 8-bit data byte, or 16-bit data word, be provided. This value is written to all the addresses of the memory device. The completion of the cycle can be detected by monitoring the READY/BUSY line, as described next.




Figure 5. WRAL sequence

1. For the meanings of Xn and Dn, please see Table 4, Table 5 and Table 6.



5.2.4 Erase Byte or Word

The Erase Byte or Word (ERASE) instruction sets the bits of the addressed memory byte (or word) to 1. Once the address has been correctly decoded, the falling edge of the Chip Select Input (S) starts the self-timed Erase cycle. The completion of the cycle can be detected by monitoring the READY/BUSY line, as described in Section 6: READY/BUSY status.




Figure 6. ERASE, ERAL sequences

1. For the meanings of An and Xn, please see Table 4, Table 5 and Table 6.

5.2.5 Erase All

The Erase All Memory (ERAL) instruction erases the whole memory (all memory bits are set to 1). The format of the instruction requires that a dummy address be provided. The Erase cycle is conducted in the same way as the Erase instruction (ERASE). The completion of the cycle can be detected by monitoring the READY/BUSY line, as described in Section 6: READY/BUSY status.

6 READY/BUSY status

While the Write or Erase cycle is underway, for a WRITE, ERASE, WRAL or ERAL instruction, the Busy signal (Q=0) is returned whenever Chip Select input (S) is driven high. (Please note, though, that there is an initial delay, of t_{SLSH} , before this status information becomes available). In this state, the M93Cx6 ignores any data on the bus. When the Write cycle is completed, and Chip Select Input (S) is driven high, the Ready signal (Q=1) indicates that the M93Cx6 is ready to receive the next instruction. Serial Data Output (Q) remains set to 1 until the Chip Select Input (S) is brought low or until a new start bit is decoded.

7 Initial delivery state

The device is delivered with all bits in the memory array set to 1 (each byte contains FFh).



DocID4997 Rev 13 17/33

8 Clock pulse counter

In a noisy environment, the number of pulses received on Serial Clock (C) may be greater than the number delivered by the master (the microcontroller). This can lead to a misalignment of the instruction of one or more bits (as shown in *Figure 7*) and may lead to the writing of erroneous data at an erroneous address.

To avoid this problem, the M93Cx6 has an on-chip counter that counts the clock pulses from the start bit until the falling edge of the Chip Select Input (S). If the number of clock pulses received is not the number expected, the WRITE, ERASE, ERAL or WRAL instruction is aborted, and the contents of the memory are not modified.

The number of clock cycles expected for each instruction, and for each member of the M93Cx6 family, are summarized in *Table 4: Instruction set for the M93C46* to *Table 6: Instruction set for the M93C76 and M93C86*. For example, a Write Data to Memory (WRITE) instruction on the M93C56 (or M93C66) expects 20 clock cycles (for the x8 organization) from the start bit to the falling edge of Chip Select Input (S). That is:

- 1 Start bit
- + 2 Op-code bits
- + 9 Address bits
- + 8 Data bits




Figure 7. Write sequence with one clock glitch

9 Maximum rating

Stressing the device outside the ratings listed in the Absolute maximum ratings table may cause permanent damage to the device. These are stress ratings only, and operation of the device at these, or any other conditions outside those indicated in the operating sections of this specification, is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Table 7. Absolute maximum ratings

Symbol	Parameter		Min.	Max.	Unit
	Ambient operating temperature		-40	130	°C
T _{STG}	Storage temperature		-65	150	°C
т	Load temperature during coldering	PDIP		260 ⁽¹⁾	
T _{LEAD}	Lead temperature during soldering	other packages	See note (2)		°C
V _{OUT}	Output range (Q = V _{OH} or Hi-Z)		-0.50	V _{CC} +0.5	V
V _{IN}	Input range		-0.50	V _{CC} +1	V
V _{CC}	Supply voltage		-0.50	6.5	V
V _{ESD}	Electrostatic discharge voltage (hun	nan body model) ⁽³⁾		4000	V

^{1.} T_{LEAD} max must *not* be applied for more than 10 s.

^{2.} Compliant with JEDEC Std J-STD-020D (for small body, Sn-Pb or Pb-free assembly), the ST ECOPACK® 7191395 specification, and the European directive on Restrictions of Hazardous Substances (RoHS) 2011/65/EU.

^{3.} Positive and negative pulses applied on pin pairs, according to the AEC-Q100-002 (compliant with JEDEC Std JESD22-A114, C1 = 100pF, R1 = 1500Ω , R2 = 500Ω).

10 DC and AC parameters

This section summarizes the operating and measurement conditions, and the dc and ac characteristics of the device. The parameters in the dc and ac characteristic tables that follow are derived from tests performed under the measurement conditions summarized in the relevant tables. Designers should check that the operating conditions in their circuit match the measurement conditions when relying on the quoted parameters.

Table 8. Operating conditions (M93Cx6)

Symbol	Parameter	Min.	Max.	Unit
V _{CC}	Supply voltage	4.5	5.5	V
T _A	Ambient operating temperature	-40	85	°C

Table 9. Operating conditions (M93Cx6-W)

Symbol	Parameter	Min.	Max.	Unit
V _{CC}	Supply voltage	2.5	5.5	V
T _A	Ambient operating temperature	-40	85	°C

Table 10. Operating conditions (M93Cx6-R)

Symbol	Parameter	Min.	Max.	Unit
V _{CC}	Supply voltage	1.8	5.5	V
T _A	Ambient operating temperature	-40	85	°C

Table 11. AC measurement conditions (M93Cx6)

Symbol	Parameter	Min.	Max.	Unit
C _L	Load capacitance	10	00	pF
	Input rise and fall times		50	ns
	Input voltage levels	0.4 V to 2.4 V		V
	Input timing reference voltages	1.0 V and 2.0 V		V
	Output timing reference voltages	0.8 V ar	V	

Table 12. AC measurement conditions (M93Cx6-W and M93Cx6-R)

Symbol	Parameter	Min.	Unit		
C _L	Load capacitance	10	100		
	Input rise and fall times		ns		
	Input voltage levels	0.2 V _{CC} t	0.2 V _{CC} to 0.8 V _{CC}		
	Input timing reference voltages	0.3 V _{CC} to 0.7 V _{CC}		V	
	Output timing reference voltages	0.3 V _{CC} to 0.7 V _{CC} V			

M93CXX 2.4V 2V 2.0V Input and output Input voltage levels timing reference levels 1V 0.4V Input Output M93CXX-W and M93CXX-R $0.8V_{CC}$ --- 0.7V_{CC} Input and output Input voltage levels timing reference levels 0.3V_{CC} $0.2V_{\hbox{\scriptsize CC}}$ MS19788V2

Figure 8. AC testing input output waveforms

Table 13. Capacitance

Symbol	bol Parameter Test condition ⁽¹⁾		Min	Max	Unit
C _{OUT}	Output capacitance	V _{OUT} = 0V		5	pF
C _{IN}	Input capacitance	V _{IN} = 0V		5	pF

1. Sampled only, not 100% tested, at T_A = 25 °C and a frequency of 1 MHz.

Table 14. DC characteristics (M93Cx6, device grade 6)

Symbol	Parameter	Parameter Test condition		Max.	Unit
I _{LI}	Input leakage current	$0V \le V_{IN} \le V_{CC}$		±2.5	μA
I _{LO}	Output leakage current	$0V \le V_{OUT} \le V_{CC}$, Q in Hi-Z		±2.5	μA
I _{CC}	Supply current	V_{CC} = 5 V, S = V_{IH} , f = 2 MHz, Q = open		2	mA
I _{CC1}	Supply current (Standby)	V_{CC} = 5 V, S = V_{SS} , C = V_{SS} , ORG = V_{SS} or V_{CC} , pin7 = V_{CC} , V_{SS} or Hi-Z		15	μA
V _{IL} ⁽¹⁾	Input low voltage	V _{CC} = 5 V ± 10%	-0.45	0.8	V
V _{IH} ⁽¹⁾	Input high voltage	$V_{CC} = 5 V \pm 10\%$	2	V _{CC} + 1	٧
V _{OL} ⁽¹⁾	Output low voltage	V _{CC} = 5 V, I _{OL} = 2.1 mA		0.4	V
V _{OH} ⁽¹⁾	Output high voltage	V _{CC} = 5 V, I _{OH} = –400 μA	0.8V _{CC}		V

^{1.} Please note that the input and output levels defined in this table are compatible with TTL logic levels and are NOT fully compatible with CMOS levels (as defined in *Table 15*).

47/

Table 15. DC characteristics (M93Cx6-W, device grade 6)

Symbol	Parameter	Test condition	Min.	Max.	Unit
I _{LI}	Input leakage current	$0V \le V_{IN} \le V_{CC}$		±2.5	μΑ
I _{LO}	Output leakage current	$0V \le V_{OUT} \le V_{CC}$, Q in Hi-Z		±2.5	μΑ
la a	Supply current (CMOS	V_{CC} = 5 V, S = V_{IH} , f = 2 MHz, Q = open		2	mA
inputs)	inputs)	V_{CC} = 2.5 V, S = V_{IH} , f = 2 MHz, Q = open		1	mA
I _{CC1}	Supply current (Standby)	V_{CC} = 2.5 V, S = V_{SS} , C = V_{SS} , ORG = V_{SS} or V_{CC} , pin7 = V_{CC} , V_{SS} or Hi-Z		5	μA
V_{IL}	Input low voltage (D, C, S)		-0.45	0.2 V _{CC}	V
V _{IH}	Input high voltage (D, C, S)		0.7 V _{CC}	V _{CC} + 1	٧
W	Output low voltage (O)	V_{CC} = 5 V, I_{OL} = 2.1 mA		0.4	٧
V _{OL}	Output low voltage (Q)	V_{CC} = 2.5 V, I_{OL} = 100 μ A		0.2	V
V	Output high voltage (Q)	V_{CC} = 5 V, I_{OH} = -400 μA	0.8 V _{CC}		V
V _{OH}	Output high voltage (Q)	V_{CC} = 2.5 V, I_{OH} = -100 μ A	V _{CC} -0.2		V

Table 16. DC characteristics (M93Cx6-R)

Symbol	Parameter	Test condition	Min. ⁽¹⁾	Max. ⁽¹⁾	Unit
I _{LI}	Input leakage current	$0V \leq V_{IN} \leq V_{CC}$		±2.5	μΑ
I _{LO}	Output leakage current	$0V \le V_{OUT} \le V_{CC}$, Q in Hi-Z		±2.5	μΑ
	Supply current (CMOS	V_{CC} = 5 V, S = V_{IH} , f = 2 MHz, Q = open		2	mA
Icc	inputs)	V_{CC} = 1.8 V, S = V_{IH} , f = 1 MHz, Q = open		1	mA
I _{CC1}	Supply current (Standby)	V_{CC} = 1.8 V, S = V_{SS} , C = V_{SS} , ORG = V_{SS} or V_{CC} , pin7 = V_{CC} , V_{SS} or Hi-Z		2	μA
V _{IL}	Input low voltage (D, C, S)		-0.45	0.2 V _{CC}	V
V _{IH}	Input high voltage (D, C, S)		0.8 V _{CC}	V _{CC} + 1	٧
V _{OL}	Output low voltage (Q)	V _{CC} = 1.8 V, I _{OL} = 100 μA		0.2	V
V _{OH}	Output high voltage (Q)	V_{CC} = 1.8 V, I_{OH} = -100 μ A	V _{CC} -0.2		V

This product is under development. For more information, please contact your nearest ST sales office.

Table 17. AC characteristics (M93Cx6, device grade 6)

	Test conditions specified in Table 8 and Table 11								
Symbol	Alt.	Parameter	Min.	Max.	Unit				
$f_{\mathbb{C}}$	f_{SK}	Clock frequency	D.C.	2	MHz				
t _{SLCH}		Chip Select low to Clock high	50		ns				
		Chip Select setup time M93C46, M93C56, M93C66	50		ns				
t _{SHCH}	t _{CSS}	Chip Select setup time M93C76, M93C86	50		ns				
t _{SLSH} ⁽¹⁾	t _{CS}	Chip Select low to Chip Select high	200		ns				
t _{CHCL} ⁽²⁾	t _{SKH}	Clock high time	200		ns				
t _{CLCH} ⁽²⁾	t _{SKL}	Clock low time	200		ns				
t _{DVCH}	t _{DIS}	Data in setup time	50		ns				
t _{CHDX}	t _{DIH}	Data in hold time	50		ns				
t _{CLSH}	t _{SKS}	Clock setup time (relative to S)	50		ns				
t _{CLSL}	t _{CSH}	Chip Select hold time	0		ns				
t _{SHQV}	t _{SV}	Chip Select to READY/BUSY status		200	ns				
t _{SLQZ}	t _{DF}	Chip Select low to output Hi-Z	Chip Select low to output Hi-Z		ns				
t _{CHQL}	t _{PD0}	Delay to output low 20		200	ns				
t _{CHQV}	t _{PD1}	Delay to output valid		200	ns				
t _W	t _{WP}	Erase or Write cycle time		5	ms				

Chip Select Input (S) must be brought low for a minimum of t_{SLSH} between consecutive instruction cycles.



^{2.} t_{CHCL} + $t_{CLCH} \ge 1 / f_{C}$.

Table 18. AC characteristics (M93Cx6-W, device grade 6)

	Test conditions specified in <i>Table 9</i> and <i>Table 12</i>								
Symbol	Alt.	Parameter	Min.	Max.	Unit				
f _C	f _{SK}	Clock frequency	D.C.	2	MHz				
t _{SLCH}		Chip Select low to Clock high	50		ns				
t _{SHCH}	t _{CSS}	Chip Select setup time	50		ns				
t _{SLSH} ⁽¹⁾	t _{CS}	Chip Select low to Chip Select high	200		ns				
t _{CHCL} ⁽²⁾	t _{SKH}	Clock high time	200		ns				
t _{CLCH} ⁽²⁾	t _{SKL}	Clock low time	200		ns				
t _{DVCH}	t _{DIS}	Data in setup time	50		ns				
t _{CHDX}	t _{DIH}	Data in hold time	50		ns				
t _{CLSH}	t _{SKS}	Clock setup time (relative to S)	50		ns				
t _{CLSL}	t _{CSH}	Chip Select hold time	0		ns				
t _{SHQV}	t _{SV}	Chip Select to READY/BUSY status		200	ns				
t _{SLQZ}	t _{DF}	Chip Select low to output Hi-Z		100	ns				
t _{CHQL}	t _{PD0}	Delay to output low		200	ns				
t _{CHQV}	t _{PD1}	Delay to output valid		200	ns				
t _W	t _{WP}	Erase or Write cycle time		5	ms				

Chip Select Input (S) must be brought low for a minimum of t_{SLSH} between consecutive instruction cycles.

^{2.} t_{CHCL} + $t_{CLCH} \ge 1 / f_{C}$.

Test conditions specified in Table 10 and Table 12 Min.⁽¹⁾ Max.⁽¹⁾ **Symbol** Alt. **Parameter** Unit D.C. 1 MHz f_C f_{SK} Clock frequency Chip Select low to Clock high 250 ns t_{SLCH} Chip Select setup time 50 t_{SHCH} t_{CSS} ns t_{SLSH}⁽²⁾ Chip Select low to Chip Select high 250 t_{CS} ns t_{CHCL}(3) 250 Clock high time t_{SKH} ns t_{CLCH}⁽³⁾ 250 Clock low time t_{SKL} ns 100 t_{DVCH} t_{DIS} Data in setup time ns Data in hold time 100 ns t_{CHDX} t_{DIH} Clock setup time (relative to S) 100 t_{CLSH} t_{SKS} ns Chip Select hold time ns t_{CLSL} t_{CSH} Chip Select to READY/BUSY status 400 t_{SV} t_{SHQV} Chip Select low to output Hi-Z 200 t_{SLQZ} t_{DF} ns Delay to output low 400 ns t_{PD0} t_{CHQL} Delay to output valid 400 ns t_{CHQV} t_{PD1} Erase or Write cycle time 10 ms t_{WP} t_W

Table 19. AC characteristics (M93Cx6-R)

- This product is under development. For more information, please contact your nearest ST sales office.
- Chip Select Input (S) must be brought low for a minimum of t_{SLSH} between consecutive instruction cycles.
- 3. $t_{CHCL} + t_{CLCH} \ge 1 / f_{C}$.





Figure 9. Synchronous timing (start and op-code input)

С **←** tCLSL S → tDVCH tCHDX + → tCHQV ◆ tSLSH An A0 tSLQZ tCHQL → Hi-Z Q15/Q7 Q0 Q ADDRESS INPUT -- DATA OUTPUT -AI00820C

Figure 10. Synchronous timing (Read or Write)






DocID4997 Rev 13 26/33

11 Package mechanical data

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: www.st.com. ECOPACK® is an ST trademark .

Figure 12. PDIP8 – 8 lead plastic dual in-line package, 300 mils body width, package outline



1. Drawing is not to scale.

Table 20. PDIP8 – 8 lead plastic dual in-line package, 300 mils body width, package mechanical data

Symbol		millimeters			inches ⁽¹⁾		
Symbol	Тур.	Min.	Max.	Тур.	Min.	Max.	
Α	-	-	5.33	-	-	0.2098	
A1	-	0.38	-	-	0.015	-	
A2	3.3	2.92	4.95	0.1299	0.115	0.1949	
b	0.46	0.36	0.56	0.0181	0.0142	0.022	
b2	1.52	1.14	1.78	0.0598	0.0449	0.0701	
С	0.25	0.2	0.36	0.0098	0.0079	0.0142	
D	9.27	9.02	10.16	0.365	0.3551	0.4	
E	7.87	7.62	8.26	0.3098	0.3	0.3252	
E1	6.35	6.1	7.11	0.25	0.2402	0.2799	
е	2.54	-	-	0.1	-	-	
eA	7.62	-	-	0.3	-	-	
eB	-	-	10.92	-	-	0.4299	
L	3.3	2.92	3.81	0.1299	0.115	0.15	

1. Values in inches are converted from mm and rounded to 4 decimal digits.

47/

DocID4997 Rev 13

Figure 13. SO8 narrow – 8 lead plastic small outline, 150 mils body width, package outline

1. Drawing is not to scale.

Table 21. SO8 narrow - 8 lead plastic small outline, 150 mils body width, package data

Cumbal	millimeters			inches ⁽¹⁾		
Symbol	Тур	Min	Max	Тур	Min	Max
А	-	-	1.75	-	-	0.0689
A1	-	0.1	0.25	-	0.0039	0.0098
A2	-	1.25	-	-	0.0492	-
b	-	0.28	0.48	-	0.011	0.0189
С	-	0.17	0.23	-	0.0067	0.0091
ccc	-	-	0.1	-	-	0.0039
D	4.9	4.8	5	0.1929	0.189	0.1969
Е	6	5.8	6.2	0.2362	0.2283	0.2441
E1	3.9	3.8	4	0.1535	0.1496	0.1575
е	1.27	-	-	0.05	-	-
h	-	0.25	0.5	-	0.0098	0.0197
k	-	0°	8°	-	0°	8°
L	-	0.4	1.27	-	0.0157	0.05
L1	1.04	-	-	0.0409	-	-

1. Values in inches are converted from mm and rounded to 4 decimal digits.

E Pin 1 E2

ZW_MEeV2

Figure 14. UFDFPN8 8-lead ultra thin fine pitch dual flat package no lead 2 x 3 mm, outline

- 1. Drawing is not to scale.
- The central pad (area E2 by D2 in the above illustration) is pulled, internally, to V_{SS}. It must not be allowed to be connected to any other voltage or signal line on the PCB, for example during the soldering process.
- 3. The circle in the top view of the package indicates the position of pin 1.

Table 22. UFDFPN8 8-lead ultra thin fine pitch dual flat package no lead 2 x 3 mm, data

Symbol		millimeters			inches ⁽¹⁾	
Symbol	Тур	Min	Max	Тур	Min	Max
Α	0.550	0.450	0.600	0.0217	0.0177	0.0236
A1	0.020	0.000	0.050	0.0008	0.0000	0.0020
b	0.250	0.200	0.300	0.0098	0.0079	0.0118
D	2.000	1.900	2.100	0.0787	0.0748	0.0827
D2 (rev MC)	-	1.200	1.600	-	0.0472	0.0630
E	3.000	2.900	3.100	0.1181	0.1142	0.1220
E2 (rev MC)	-	1.200	1.600	-	0.0472	0.0630
е	0.500	-	-	0.0197	-	-
K (rev MC)	-	0.300	-	-	0.0118	-
L	-	0.300	0.500	-	0.0118	0.0197
L1	-	-	0.150	-	-	0.0059
L3	-	0.300	-	-	0.0118	-
eee ⁽²⁾	-	0.080	-	-	0.0031	-

- 1. Values in inches are converted from mm and rounded to four decimal digits.
- Applied for exposed die paddle and terminals. Exclude embedding part of exposed die paddle from measuring.






Figure 15. TSSOP8 - 8 lead thin shrink small outline, package outline


1. Drawing is not to scale.

Table 23. TSSOP8 - 8 lead thin shrink small outline, package mechanical data

Symphol	millimeters			inches ⁽¹⁾		
Symbol	Тур.	Min.	Max.	Тур.	Min.	Max.
Α	-	-	1.2	-	-	0.0472
A1	-	0.05	0.15	-	0.002	0.0059
A2	1	0.8	1.05	0.0394	0.0315	0.0413
b	-	0.19	0.3	-	0.0075	0.0118
С	-	0.09	0.2	-	0.0035	0.0079
СР	-	-	0.1	-	-	0.0039
D	3	2.9	3.1	0.1181	0.1142	0.122
е	0.65	-	-	0.0256	-	-
E	6.4	6.2	6.6	0.252	0.2441	0.2598
E1	4.4	4.3	4.5	0.1732	0.1693	0.1772
L	0.6	0.45	0.75	0.0236	0.0177	0.0295
L1	1	-	-	0.0394	-	-
α	-	0°	8°	-	0°	8°
N (pin number)	8 8				_	

1. Values in inches are converted from mm and rounded to 4 decimal digits.

12 Part numbering



For a list of available options (speed, package, etc.) or for further information on any aspect of this device, please contact your nearest ST sales office.

47/

13 Revision history

Table 25. Document revision history

Date	Revision	Changes
		Modified footnote in Table 14 and Table 15 on page 23
01-Apr-2010	9	Updated Figure 14: UFDFPN8 (MLP8) 8-lead ultra thin fine pitch dual flat package no lead 2 x 3 mm, outline and Table 22: UFDFPN8 (MLP8) 8-lead ultra thin fine pitch dual flat package no lead 2 x 3 mm, data
29-Apr-2010	10	Updated Figure 31: Available M93C66-x products (package, voltage range, temperature grade) UFDFPN option.
12-Apr-2011	11	Updated Table 7: Absolute maximum ratings, MLP8 package data in Section 12: Package mechanical data and process data in Section 9: Clock pulse counter. Deleted Table 29: Available M93C46-x products (package, voltage range, temperature grade), Table 30: Available M93C56-x products (package, voltage range, temperature grade), Table 31: Available M93C66-x products (package, voltage range, temperature grade), Table 32: Available M93C76-x products (package, voltage range, temperature grade) and Table 33: Available M93C86-x products (package, voltage range, temperature grade).
05-Oct-2011	12	Updated <i>Table 1: Device summary</i> and <i>Table 8: Operating conditions</i> (M93Cx6). Modified footnote 2 in <i>Table 7</i> .
23-Apr-2013	13	Document reformatted. Updated: Part number names Table 1: Device summary and package figure on cover page Section 1: Description Introductory paragraph in Section 9: Maximum rating Note (2) under Table 7: Absolute maximum ratings Table 8: Operating conditions (M93Cx6) and Table 9: Operating conditions (M93Cx6-W) Introductory paragraph in Section 11: Package mechanical data Figure 14: UFDFPN8 8-lead ultra thin fine pitch dual flat package no lead 2 x 3 mm, outline and Table 22: UFDFPN8 8-lead ultra thin fine pitch dual flat package no lead 2 x 3 mm, data Table 24: Ordering information scheme Renamed: Figure 2: 8-pin package connections (top view) Table 17: AC characteristics (M93Cx6, device grade 6) Deleted: Section: Common I/O operation Table: DC characteristics (M93Cx6, device grade 3), Table: DC characteristics (M93Cx6-W, device grade 3)

Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

ST PRODUCTS ARE NOT AUTHORIZED FOR USE IN WEAPONS. NOR ARE ST PRODUCTS DESIGNED OR AUTHORIZED FOR USE IN: (A) SAFETY CRITICAL APPLICATIONS SUCH AS LIFE SUPPORTING, ACTIVE IMPLANTED DEVICES OR SYSTEMS WITH PRODUCT FUNCTIONAL SAFETY REQUIREMENTS; (B) AERONAUTIC APPLICATIONS; (C) AUTOMOTIVE APPLICATIONS OR ENVIRONMENTS, AND/OR (D) AEROSPACE APPLICATIONS OR ENVIRONMENTS. WHERE ST PRODUCTS ARE NOT DESIGNED FOR SUCH USE, THE PURCHASER SHALL USE PRODUCTS AT PURCHASER'S SOLE RISK, EVEN IF ST HAS BEEN INFORMED IN WRITING OF SUCH USAGE, UNLESS A PRODUCT IS EXPRESSLY DESIGNATED BY ST AS BEING INTENDED FOR "AUTOMOTIVE, AUTOMOTIVE SAFETY OR MEDICAL" INDUSTRY DOMAINS ACCORDING TO ST PRODUCT DESIGN SPECIFICATIONS. PRODUCTS FORMALLY ESCC, QML OR JAN QUALIFIED ARE DEEMED SUITABLE FOR USE IN AEROSPACE BY THE CORRESPONDING GOVERNMENTAL AGENCY.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2013 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

47/

DocID4997 Rev 13 33/33