**ON Semiconductor** 

Is Now

# Onsemí

To learn more about onsemi<sup>™</sup>, please visit our website at <u>www.onsemi.com</u>

onsemi and ONSEMI: and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product factures, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application is the human body. Should Buyer purchase or use onsemi products for any such unintended or unauthorized application, Buyer shall indemnify and hold onsemi and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized application, Buyer shall indemnify and hold ons

## 4-Bit 100 Mb/s Configurable Dual-Supply Level Translator

# **NLSX5004, NLSXN5004**

The NLSX5004 and NLSXN5004 are 4-bit configurable dual-supply autosensing bidirectional level translators that do not require direction control pins. The A- and B-ports are designed to track two different power supply rails,  $V_{CCA}$  and  $V_{CCB}$  respectively. Both the  $V_{CCA}$  and the  $V_{CCB}$  supply rails are independently-configurable from 0.9 V to 3.6 V.

The NLSX5004 and NLSXN5004 have high dynamic output current capability, allowing the translators to drive high capacitive loads.

Enable input pins are available to reduce the power consumption. These pins may be used to disable both A– and B–ports by putting them in 3–state significantly reducing the supply current from both  $V_{CCA}$  and  $V_{CCB}$ . These pins are referenced to the  $V_{CCA}$  supply. The NLSX5004 has an active–High enable (EN) while the NLSXN5004 has active–Low enable ( $\overline{EN}$ ).

#### Features

- Wide V<sub>CCA</sub>, V<sub>CCB</sub> Operating Range: 0.9 V to 3.6 V
- $V_{CCA}$  and  $V_{CCB}$  are independent -  $V_{CCA}$  may be greater than, equal to, or less than  $V_{CCB}$
- High 100 pF Capacitive Drive Capability
- High–Speed w/ 140 Mbps Guaranteed Date Rate for V<sub>CCA</sub>, V<sub>CCB</sub> > 1.8 V
- Low Bit-to-Bit skew
- Overvoltage Tolerant Enable and I/O Pins
- Non-preferential Power-Up Sequencing
- Partial Power-Off Protection
- Available packaging: UQFN-12, SOIC14, TSSOP14, QFN-14, Other packages
- NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable
- These Devices are Pb-Free, Halogen Free/BFR Free and RoHS Compliant

#### **Typical Applications**

• Mobile Phones, Infotainment Systems, Other Devices

#### Important Information

 ESD Protection for All Pins: HBM (Human Body Model) – 2000 V



## **ON Semiconductor®**

www.onsemi.com

	MARKING DIAGRAMS
UQFN12 MU SUFFIX CASE 523AE	A2M ○ ■
14 SOIC14 D SUFFIX CASE 751A	14 R R R R R R R XXXXXXXXG AWLYWW 14 H H H H H H H
14 TSSOP14 DT SUFFIX CASE 948G	14 AAAAAA XXXX XXXX ALYW- 0 - 1 BBBBBBB
QFN14 MN SUFFIX CASE 485DE	° XXXX AYW •
QFN14 MN SUFFIX CASE 485AL	O XXXXX XXXXX ALYW• •
M = Date A = Asse L or WL = Wafe Y = Year W or WW = Wor G or ■ = Pb-F	mbly Location er Lot rk Week Free Package
(Note: Microdot may b	be in either location)

#### ORDERING INFORMATION

See detailed ordering and shipping information on page 11 of this data sheet.




Figure 1. Typical Application Circuit




Figure 2. Functional Diagram (1 I/O Line)




Figure 3. Logic Diagram

#### **PIN ASSIGNMENTS**




Figure 4. UQFN12




Figure 6. TSSOP / SOIC

#### **PIN DESCRIPTIONS**

Pins	Description	
V <sub>CCA</sub>	A-Port Supply Voltage	
V <sub>CCB</sub>	B-Port Supply Voltage	
GND	Ground	
EN	Active–High Enable (NLSX500n), Referenced to V <sub>CCA</sub>	
ĒN	Active–Low Enable (NLSXN500n), Referenced to V <sub>CCA</sub>	
An	A-Port, Referenced to V <sub>CCA</sub>	
Bn	B-Port, Referenced to V <sub>CCB</sub>	




Figure 5. QFN14 (2.5 x 3.0)




Figure 7. QFN14 (3.5 x 3.5)

FUNCTION TABLE

NLSX500n	NLSXN500n	Operating
EN	EN	Mode
L	Н	An and Bn at Hi–Z
Н	L	An and Bn Connected

#### Table 1. MAXIMUM RATINGS

Symbol	Parameter		Value	Condition	Unit
V <sub>CCA</sub>	A-side DC Supply Voltage	DC Supply Voltage			V
V <sub>CCB</sub>	B-side DC Supply Voltage	ide DC Supply Voltage			V
V <sub>IN</sub>	Input/Output Voltage EN/EN		-0.5 to +4.6		V
	Power Down Mode (V <sub>CCA</sub> and/or	-0.5 to +4.6			
	Tri-State Mode (EN = I	∟ or <del>EN</del> = H)	-0.5 to +4.6		
	Active Mode	A-Port	-0.5 to V <sub>CCA</sub> +0.5		
		B-Port	-0.5 to V <sub>CCB</sub> +0.5		
I <sub>IK</sub>	DC Input Diode Current		-50	V <sub>IN</sub> < GND	mA
I <sub>OK</sub>	DC Output Diode Current		-50	V <sub>O</sub> < GND	mA
I <sub>CCA</sub>	DC Supply Current Through V <sub>CCA</sub>		±100		mA
I <sub>CCB</sub>	DC Supply Current Through V <sub>CCB</sub>		±100		mA
I <sub>GND</sub>	DC Ground Current Through Ground Pin		±100		mA
T <sub>STG</sub>	Storage Temperature		-65 to +150		°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

#### Table 2. RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter		Min	Max	Unit
V <sub>CCA</sub>	A-Port Supply Voltage		0.9	3.6	V
V <sub>CCB</sub>	B-Port Supply Voltage		0.9	3.6	V
VI	Input/Output Voltage	EN/EN	GND	3.6	V
	Power Down Mode (V <sub>CCA</sub> and/or V	/ <sub>CCB</sub> = 0 V)	GND	3.6	
	Tri-State Mode (EN = L	or $\overline{EN} = H$ )	GND	3.6	
	Active Mode	A-Port	GND	V <sub>CCA</sub>	
		B-Port	GND	V <sub>CCB</sub>	
T <sub>A</sub>	Operating Temperature Range	-40	+125	°C	
$\Delta t / \Delta V$	Input Transition Rise or Fall Rate $V_{\rm I}$ from 30% to 70% of $V_{\rm CCA}/V_{\rm CCB}$		0	10	nS

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

#### **Table 3. DC ELECTRICAL CHARACTERISTICS**

						-4	0°C to +85	5°C	-40°C to +125°C		
Symbol	Parameter	Test Conditions (Note 1)	Pin/Port	V <sub>CCA</sub> (V)	V <sub>CCB</sub> (V)	Min	Typ (Note 2)	Max	Min	Max	Unit
V <sub>IH</sub>	Input HIGH Voltage		A, EN/EN	0.9–3.6	0.9–3.6	0.65 * V <sub>CCA</sub>	_	-	0.65 * V <sub>CCA</sub>	-	V
			В	0.9–3.6	0.9–3.6	0.65 * V <sub>CCB</sub>	-	-	0.65 * V <sub>CCB</sub>	-	V
V <sub>IL</sub>	Input LOW Voltage		A, EN/EN	0.9–3.6	0.9–3.6	-	_	0.35 * V <sub>CCA</sub>	-	0.35 * V <sub>CCA</sub>	V
			В	0.9–3.6	0.9–3.6	-	-	0.35 * V <sub>CCB</sub>	-	0.35 * V <sub>CCB</sub>	V
V <sub>OH</sub>	Output HIGH Voltage	I <sub>OH</sub> = -20 μA	A	0.9–3.6	0.9–3.6	0.9 * V <sub>CCA</sub>	-	-	0.9 * V <sub>CCA</sub>	-	V
			В	0.9–3.6	0.9–3.6	0.9 * V <sub>CCB</sub>	-	-	0.9 * V <sub>CCB</sub>	-	V
V <sub>OL</sub> Output LOW	I <sub>OL</sub> = 20 μA	Α	0.9–3.6	0.9–3.6	-	-	0.2	-	0.2	V	
	Voltage		В	0.9–3.6	0.9–3.6	-	-	0.2	-	0.2	V
I <sub>OZ</sub>	Tristate Output	$(EN = 0V \text{ or } \overline{EN} = V_{CCA});$				•				•	μA
	Leakage	$(A = 0 V \text{ or } V_{CCA})$	A	0.9–3.6	0.9–3.6	-	0.01	±1.5	-	±4.5	
		$(B = 0 V \text{ or } V_{CCB})$	В	0.9–3.6	0.9–3.6	-	0.01	±1	-	±3.5	
IJ	Input Pin Leakage	$V_{IN} = 0 V$ to $V_{CCA}$	EN/EN	0.9–3.6	0.9–3.6	-	0.01	±1	-	±3	μA
I <sub>CC</sub>	Supply Current	$(EN = V_{CCA} \text{ or } \overline{EN} = 0 \text{ V});$	V <sub>CCA</sub>	0.9–3.6	0.9–3.6	-	0.4	2.0	-	6.0	μA
		$I_{O} = 0 A$ , (A = 0 V, B = 0 V) or (A = V <sub>CCA</sub> , B = V <sub>CCB</sub> )	V <sub>CCB</sub>	0.9–3.6	0.9–3.6	-	0.3	1.5	-	6.0	
I <sub>CCZ</sub>	Tristate Output	$(EN = 0V \text{ or } \overline{EN} = V_{CCA}),$	V <sub>CCA</sub>	0.9–3.6	0.9–3.6	-	0.2	1.5	-	7.0	μA
	Mode Supply Current	(A = 0 V, B = 0 V) or $(A = V_{CCA}, B = V_{CCB})$	V <sub>CCB</sub>	0.9–3.6	0.9–3.6	-	0.2	1.5	-	6.0	
I <sub>OFF</sub>	Power Off	A = 0 to 3.6 V,	А, В	0	0	-	0.02	1.5	-	5.0	μA
	Leakage	B = 0 to 3.6 V		0.9–3.6	0	-	0.01	1.5	_	5.0	1
				0	0.9–3.6	-	0.01	1.5	-	5.0	1

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.
Normal test conditions are V<sub>I</sub> = 0 V, C<sub>LA</sub> ≤ 15 pF and C<sub>LB</sub> ≤ 15 pF, unless otherwise specified.
Typical values are for T<sub>A</sub> = +25°C. All units are production tested at T<sub>A</sub> = +25°C. Limits over the operating temperature range are guaranteed by design.

#### **Table 4. TIMING CHARACTERISTICS**

						-4	0°C to +85	5°C	-40°C to	o +125°C	
Symbol	Parameter	Test Conditions (No	ote 3)	V <sub>CCA</sub> (V)	V <sub>CCB</sub> (V)	Min	Typ (Note 4)	Max	Min	Мах	Unit
				0.9–3.6	0.9–3.6	-	8.8	30	-	35	
				1.2	1.8	-	7.3	9	-	9	
				1.8	1.2	-	9.9	12	-	12	
			A to B	1.8	2.8	-	4.9	7	-	7	1
				2.8	1.8	-	5.8	7.5	-	7.5	1
				1.8	3.3	-	4.6	6	-	6	1
				3.3	1.8	-	5.7	7	-	7	
		0 45 5		1.8-3.6	1.8–3.6	-	4.3	9.5	-	10	
		C <sub>L</sub> = 15 pF		0.9–3.6	0.9–3.6	-	8.8	30	-	35	
				1.2	1.8	-	9.9	12	-	12	
				1.8	1.2	-	7.3	9	-	9	
				1.8	2.8	-	5.8	7.5	-	7.5	
			B to A	2.8	1.8	-	4.9	7	-	7	
				1.8	3.3	-	5.7	7	-	7	1
				3.3	1.8	-	4.6	6	-	6	
				1.8–3.6	1.8–3.6	-	4.3	9.5	-	10	1
				0.9–3.6	0.9–3.6	-	9.1	32	-	35	
			A to B	1.2	1.8	-	7.8	9.3	-	9.3	
		C <sub>L</sub> = 30 pF		1.8	1.2	-	10.8	12.6	-	12.6	-
				1.8	2.8	-	6.2	7.4	-	7.4	
				2.8	1.8	-	6.0	7.9	-	7.9	
				1.8	3.3	-	6.1	7.4	-	7.4	
				3.3	1.8	-	4.2	6.5	-	6.5	1
				1.8-3.6	1.8-3.6	-	4.5	10	-	10.5	- ns -
t <sub>PD</sub>	Propagation Delay			0.9–3.6	0.9–3.6	-	9.1	32	-	35	
				1.2	1.8	-	10.8	12.6	-	12.6	
				1.8	1.2	-	7.8	9.3	-	9.3	
			<b>.</b>	1.8	2.8	-	6.0	7.9	-	8.0	-
			B to A	2.8	1.8	-	6.2	7.4	-	7.4	1
				1.8	3.3	-	4.2	6.5	-	6.5	-
				3.3	1.8	-	6.1	7.4	-	7.4	-
				1.8–3.6	1.8–3.6	-	4.5	10	-	10.5	1
			İ	0.9–3.6	0.9–3.6	-	9.4	35	-	37	1
				1.2	1.8	-	8.1	9.5	-	9.5	1
				1.8	1.2	-	11.1	13.6	-	13.6	1
			A +- P	1.8	2.8	-	6.5	7.6	-	7.6	1
			A to B	2.8	1.8	-	6.2	8.2	-	8.3	1
				1.8	3.3	-	6.3	7.6	-	7.6	1
				3.3	1.8	-	4.3	6.6	-	6.6	1
	C 50 m		1.8–3.6	1.8–3.6	-	4.7	10.3	-	10.8	1	
		C <sub>L</sub> = 50 pF		0.9–3.6	0.9–3.6	-	9.4	35	-	37	1
				1.2	1.8	-	11.1	13.6	-	13.6	]
				1.8	1.2	-	8.1	9.5	-	9.5	1
			<b>.</b>	1.8	2.8	-	6.2	8.2	-	8.3	1
			B to A	2.8	1.8	-	6.5	7.6	-	7.6	1
				1.8	3.3	-	4.3	6.6	-	6.6	1
				3.3	1.8	-	6.3	7.6	-	7.6	1
				1.8-3.6	1.8-3.6	-	4.7	10.3	-	10.8	1

3. Typical values are for  $T_A = +25^{\circ}C$ . Limits over the operating temperature range are guaranteed by design. 4. Guaranteed by design.

#### Table 4. TIMING CHARACTERISTICS (continued)

						-4	0°C to +8	5°C	-40°C to	+125°C	
Symbol	Parameter	Test Conditions (No	ote 3)	V <sub>CCA</sub> (V)	V <sub>CCB</sub> (V)	Min	<b>Typ</b> (Note 4)	Max	Min	Max	Unit
				0.9–3.6	0.9–3.6	-	9.9	-	-	-	
				1.2	1.8	-	8.4	10	-	10	
				1.8	1.2	-	11.5	14	-	14	1
			A to D	1.8	2.8	-	5.5	8.3	-	8.3	
			A to B	2.8	1.8	-	6.9	8.9	-	9.0	
				1.8	3.3	-	5.1	6.7	-	6.8	
				3.3	1.8	-	6.8	8.2	-	8.2	
t	Propagation Delay	C <sub>L</sub> = 100 pF		1.8–3.6	1.8–3.6	-	5.0	11	-	11.5	ns
t <sub>PD</sub>	FTOPAGALION Delay			0.9–3.6	0.9–3.6	-	9.9	-	-	-	115
				1.2	1.8	-	11.5	14	-	14	
				1.8	1.2	-	8.4	10	-	10	
			B to A	1.8	2.8	-	6.9	8.9	-	9.0	
			D IO A	2.8	1.8	-	5.5	8.3	-	8.3	1
				1.8	3.3	-	6.8	8.2	-	8.2	
				3.3	1.8	-	5.1	6.7	-	6.8	
				1.8–3.6	1.8–3.6	-	5.0	11	-	11.5	
				0.9–1.2		-	2.5	4.5	-	4.5	
			•	1.2-1.8		-	2.0	3.0	-	3.0	
			A	1.8-2.8	0.9–3.6	-	0.6	2.0	-	2.0	- ns
		0 15 5		2.8-3.6		-	0.5	2.5	-	2.5	
t <sub>R</sub>	Output Rise Time trial	C <sub>L</sub> = 15 pF			0.9-1.2	-	2.5	4.5	-	4.5	
			_		1.2-1.8	-	2.0	3.0	-	3.0	
			В	0.9–3.6	1.8-2.8	-	0.6	2.0	-	2.0	
					2.8-3.6	-	0.5	2.5	-	2.5	7
				0.9-1.2		-	2.5	6.0	-	6.0	
				1.2-1.8	0.9–3.6	-	1.8	3.0	-	3.0	
			A	1.8-2.8		_	0.6	2.0	-	2.0	ns
				2.8-3.6		_	0.5	2.5	-	2.5	
t <sub>F</sub>	Output Fall Time trial	C <sub>L</sub> = 15 pF			0.9–1.2	-	2.5	6.0	-	6.0	
			_		1.2-1.8	_	1.8	3.0	-	3.0	-
			В	0.9–3.6	1.8-2.8	-	0.6	2.0	-	2.0	
					2.8-3.6	-	0.5	2.5	-	2.5	-
t <sub>SK</sub>	Channel-to-Channel Skew			0.9–3.6	0.9–3.6	_	_	0.15	-	0.15	ns
				0.9–3.6	0.9–3.6	50	-	-	50	_	
		C <sub>L</sub> = 15 pF		1.8-3.6	1.8-3.6	140	-	_	140	_	
				0.9–3.6	0.9-3.6	40	-	_	40	-	-
		C <sub>L</sub> = 30 pF		1.8-3.6	1.8-3.6	120	-	_	120	_	
MDR	Maximum Data Rate	<b>.</b>		0.9–3.6	0.9–3.6	30	_	-	30	_	Mbps
		C <sub>L</sub> = 50 pF		1.8-3.6	1.8-3.6	100	_	_	100	_	1
		<b>.</b> =		0.9–3.6	0.9–3.6	20	_	-	20	_	1
		C <sub>L</sub> = 100 pF		1.8–3.6	1.8-3.6	60	-	-	60	-	-
		$\frac{EN}{EN} = V_{CCA} \text{ or}$ $\overline{EN} = 0 \text{ V}$									
I <sub>I_PEAK</sub>	Input Driver Peak Current	A = 1 MHz Sq Wave, Amplitude = V <sub>CCA</sub>	Α	0.9–3.6	0.9–3.6	-	-	5.0	-	5.0	mA
		B = 1 MHz Sq Wave, Amplitude = V <sub>CCB</sub>	В	0.9–3.6	0.9–3.6	-	_	5.0	_	5.0	

3. Typical values are for  $T_A = +25^{\circ}C$ . Limits over the operating temperature range are guaranteed by design. 4. Guaranteed by design.

#### Table 4. TIMING CHARACTERISTICS (continued)

						-4	0°C to +8	5°C	–40°C to	o +125°C	
Symbol	Parameter	Test Conditions (No	ote 3)	V <sub>CCA</sub> (V)	V <sub>CCB</sub> (V)	Min	<b>Typ</b> (Note 4)	Max	Min	Max	Unit
				0.9		-	37	-	-	-	
			Α	1.8	0.9–3.6	-	20	-	-	-	
ZO	1-Shot Output			3.6		-	10	-	-	-	Ω
(Note 4)	Impedance				0.9	-	37	-	-	-	22
			В	0.9–3.6	1.8	-	20	-	-	-	
					3.6	-	10	-	-	-	
				0.9–3.6	0.9–3.6	-	116.3	200	-	200	
		C <sub>L</sub> = 15 pF; B = V <sub>CCB</sub>		1.2–1.8	1.2–1.8	-	64.5	180	-	180	
				1.8–2.8	1.8–2.8	-	49.6	150	-	150	
			EN/EN		1.8–3.6	-	42.5	100	-	100	
			to A	0.9–3.6	0.9–3.6	-	113.4	300	-	300	
		C <sub>L</sub> = 15 pF; B = 0 V		1.2–1.8	1.2–1.8	-	100	250	-	250	ns
				1.8–2.8	1.8–2.8	-	94.3	200	-	200	110
t <sub>EN</sub>	Output Enable Time			1.8–3.6	1.8–3.6	-	90.9	170	-	170	
ΨEN		$C_{L} = 15 \text{ pF; A} = V_{CCA}$ $C_{L} = 15 \text{ pF; A} = 0 \text{ V}$	-	0.9–3.6	0.9–3.6	-	116.3	200	-	200	
				1.2–1.8	1.2–1.8	-	64.5	180	-	180	
				1.8–2.8	1.8–2.8	-	49.6	150	-	150	
			EN/EN	1.8–3.6	1.8–3.6	-	42.5	100	-	100	
			to B	0.9–3.6	0.9–3.6	-	113.4	300	-	300	- ns
				1.2–1.8	1.2–1.8	-	100	250	-	250	
				1.8–2.8	1.8–2.8	-	94.3	200	-	200	
				1.8–3.6	1.8–3.6	-	90.9	170	-	170	
				0.9–3.6	0.9–3.6	-	255	600	-	600	
		C <sub>L</sub> = 15 pF; B = V <sub>CCB</sub>		1.2–1.8	1.2–1.8	-	180	350	-	350	
		$O_{L} = 15 \text{ pr}, D = V_{CCB}$		1.8–2.8	1.8–2.8	1	166.7	350	-	350	
			EN/EN	1.8–3.6	1.8–3.6	-	155.6	300	-	300	
			to A	0.9–3.6	0.9–3.6	-	156.7	400	-	400	
		C <sub>L</sub> = 15 pF; B = 0 V		1.2–1.8	1.2–1.8	-	140	300	-	300	
		$O_{L} = 10 \text{ pl}, D = 0 \text{ v}$		1.8–2.8	1.8–2.8	-	130.2	300	-	300	
tava	Output Disable Time			1.8–3.6	1.8–3.6	-	124.6	250	-	250	ns
t <sub>DIS</sub>	Surpur Disable Tille			0.9–3.6	0.9–3.6	-	255	600	-	600	119
		C <sub>L</sub> = 15 pF; A = V <sub>CCA</sub>		1.2–1.8	1.2–1.8	-	180	350	-	350	
		$O_L = 15  \text{pr}, A = V_{CCA}$		1.8–2.8	1.8–2.8	-	166.7	350	-	350	1
			EN/EN	1.8–3.6	1.8–3.6	-	155.6	300	-	300	
			to B	0.9–3.6	0.9–3.6	-	156.7	400	-	400	]
				1.2–1.8	1.2–1.8	I	140	300	-	300	
		C <sub>L</sub> = 15 pF; A = 0 V		1.8–2.8	1.8–2.8	-	130.2	300	-	300	]
				1.8–3.6	1.8–3.6	-	124.6	250	-	250	1

3. Typical values are for  $T_A = +25^{\circ}C$ . Limits over the operating temperature range are guaranteed by design. 4. Guaranteed by design.






Figure 9. Driving B-Port Test Circuit (t<sub>PD</sub>)




Figure 10. t<sub>PD</sub> (t<sub>PLH</sub>/t<sub>PHL</sub>) Propagation Delay Measurements




Figure 11. Enable/Disable Test Circuit (t<sub>PZH</sub>/t<sub>PHZ</sub>)






Figure 13.  $t_{\text{EN}}/t_{\text{DIS}}$  ( $t_{\text{PZL}}/t_{\text{PLZ}}/t_{\text{PZH}}/t_{\text{PHZ}}$ ) Propagation Delay Measurements

#### IMPORTANT APPLICATIONS INFORMATION

#### Level Translator Architecture

The NLSX5004 and the NLSXN5004 auto-sense translators provide bi-directional logic voltage level shifting to transfer data in multiple supply voltage systems. These level translators have two supply voltages,  $V_{CCA}$  and  $V_{CCB}$ , which set the logic levels on the input and output sides of the translator. When used to transfer data from the A to the B ports, input signals referenced to the  $V_{CCA}$  supply are translated to output signals with a logic level matched to  $V_{CCB}$ . In a similar manner, the B to A translation shifts input signals with a logic level compatible to  $V_{CCB}$  to an output signal matched to  $V_{CCA}$ .

The NLSX5004 and the NLSXN5004 translators consist of bi-directional channels that independently determine the direction of the data flow without requiring a directional pin. One-shot circuits are used to detect the rising or falling input signals. In addition, the one-shots decrease the rise and fall times of the output signal for high-to-low and low-to-high transitions.

#### Input Driver Requirements

The NLSX5004 and NLSXN5004 support high data rates, but these translators have relatively modest DC output current drive. The high data rate of the bi-directional I/O circuit is used to quickly transform from an input to an output driver and vice versa. Each I/O port has a modest DC current output so that the internal output driver can be over-driven when data is sent in the opposite direction. For proper operation, the input driver to the auto-sense translator should be capable of driving 5.0 mA of peak output current. The bi-directional configuration of the translator results in both input stages being active for a very short time period. Although the peak current required from the input signal circuit is relatively large, the average current is small and consistent with a standard CMOS input stage.

#### Enable Input (EN/EN)

The NLSX5004 and NLSXN5004 translators have enable pins that provide tri-state operation at the I/O ports.

Driving the NLSX5004 Enable pin (EN) to a low logic level minimizes the power consumption of the device and drives the A– and B–ports to high impedance states. Normal translation operation occurs when the EN pin is equal to a logic high signal.

Driving NLSXN5004 Enable pin  $(\overline{EN})$  to a high logic level minimizes the power consumption of the device and drives the A– and B–ports to high impedance states. Normal translation operation occurs when the  $\overline{EN}$  pin is equal to a logic low signal.

Both EN and  $\overline{\text{EN}}$  pins are referenced to the V<sub>CCA</sub> supply and are Over–Voltage Tolerant (OVT).

#### Uni-Directional versus Bi-Directional Translation

The NLSX5004 and NLSXN5004 translators can function as non-inverting uni-directional translators. One advantage of using these translators as uni-directional devices is that each I/O-port can be configured as either an input or an output. The configurable input or output feature is especially useful in applications such as SPI that use multiple uni-directional I/O lines to send data to and from a device. The flexible I/O port of the auto sense translator simplifies the trace connections on the PCB.

#### **Power Supply Guidelines**

The values of the  $V_{CCA}$  and  $V_{CCB}$  supplies can be set to anywhere between 0.9 and 3.6 V. Design flexibility is maximized because  $V_{CCA}$  may be either greater than, equal to or less than the  $V_{CCB}$  supply.

The sequencing of the power supplies will not damage the device during power-up operation. In addition, the Aand B-ports are in high impedance states if either supply voltage is equal to 0 V. For optimal performance, 0.01 to  $0.1 \,\mu\text{F}$  decoupling capacitors should be used on the V<sub>CCA</sub> and V<sub>CCB</sub> power supply pins. Ceramic capacitors are a good design choice to filter and bypass any noise signals on the voltage lines to the ground plane of the PCB. The noise immunity will be maximized by placing the capacitors as close as possible to the supply and ground pins, along with minimizing the PCB connection traces.


#### **DEVICE ORDERING INFORMATION**

Device Order Number	Package Type	Tape & Reel Size <sup>†</sup>
NLSX5004MUTAG	UQFN-12	3000 Units/Reel
NLVSX5004MUTAG*	UQFN-12	3000 Units/Reel
NLSX5004DR2G (In Development)	SOIC14	2500 Units/Reel
NLVSX5004DR2G* (In Development)	SOIC14	2500 Units/Reel
NLSX5004DTR2G (In Development)	TSSOP14	2500 Units/Reel
NLVSX5004DTR2G* (In Development)	TSSOP14	2500 Units/Reel
NLSX5004MN1TXG (In Development)	QFN14, 3.5 x 3.5 x 0.5P	3000 Units/Reel
NLVSX5004MN1TXG*	QFN14, 3.5 x 3.5 x 0.5P	3000 Units/Reel
NLSX5004MN1TWG (In Development)	QFN14, 2.5 x 3.0 x 0.5P	3000 Units/Reel
NLVSX5004MN1TWG* (In Development)	QFN14, 2.5 x 3.0 x 0.5P	3000 Units/Reel
NLSXN5004MU2TAG (In Development)	UQFN-12	3000 Units/Reel
NLVSXN5004MU2TAG* (In Development)	UQFN-12	3000 Units/Reel
NLSXN5004DR2G (In Development)	SOIC14	2500 Units/Reel
NLVSXN5004DR2G* (In Development)	SOIC14	2500 Units/Reel
NLSXN5004DTR2G (In Development)	TSSOP14	2500 Units/Reel
NLVSXN5004DTR2G* (In Development)	TSSOP14	2500 Units/Reel
NLSXN5004MN1TXG (In Development)	QFN14, 3.5 x 3.5 x 0.5P	3000 Units/Reel
NLVSXN5004MN1TXG* (In Development)	QFN14, 3.5 x 3.5 x 0.5P	3000 Units/Reel
NLSXN5004MN1TWG (In Development)	QFN14, 2.5 x 3.0 x 0.5P	3000 Units/Reel
NLVSXN5004MN1TWG* (In Development)	QFN14, 2.5 x 3.0 x 0.5P	3000 Units/Reel

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

\*NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable


#### PACKAGE DIMENSIONS




- VOIES: 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994. 2. CONTROLLING DIMENSION: MILLIMETERS 3. DIMENSION & APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.15 AND 0.30 MM FORDUTE FORMUN. 201
- FROM TERMINAL TIP. MOLD FLASH ALLOWED ON TERMINALS ALONG EDGE OF PACKAGE. FLASH 0.03 MAX ON BOTTOM SURFACE OF
- TERMINALS.5. DETAIL A SHOWS OPTIONAL CONSTRUCTION FOR TERMINALS.

	MILLIN	MILLIMETERS						
DIM	MIN	MAX						
Α	0.45	0.55						
A1	0.00	0.05						
A3	0.127	REF						
b	0.15	0.25						
D	1.70	BSC						
E	2.00	BSC						
е	0.40	BSC						
K	0.20							
L	0.45	0.55						
L1	0.00 0.03							
L2	0.15 REF							

#### **MOUNTING FOOTPRINT** SOLDERMASK DEFINED




#### PACKAGE DIMENSIONS



DIMENSIONS: MILLIMETERS

\*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

#### PACKAGE DIMENSIONS




NOTES:

1. DIMENSIONING AND TOLERANCING PER


- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
   CONTROLLING DIMENSION: MILLIMETER.
   DIMENSION A DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT EXCEED 0.15 (0.006) PER SIDE.
   DIMENSION B DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION. SIMENSION K DOES NOT INCLUDE DAMBAR PROTRUSION KLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE K DIMENSION AT MAXIMUM MATERIAL CONDITION.
   TERMINAL NUMBERS ARE SHOWN FOR
- TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY. DIMENSION A AND B ARE TO BE DETERMINED AT DATUM PLANE -W-. 6. 7.

	MILLIN	IETERS	INC	HES	
DIM	MIN	MAX	MIN	MAX	
Α	4.90	5.10	0.193	0.200	
В	4.30	4.50	0.169	0.177	
С		1.20		0.047	
D	0.05	0.15	0.002	0.006	
F	0.50	0.75	0.020	0.030	
G	0.65	BSC	0.026 BSC		
Н	0.50	0.60	0.020	0.024	
J	0.09	0.20	0.004	0.008	
J1	0.09	0.16	0.004	0.006	
κ	0.19	0.30	0.007	0.012	
K1	0.19	0.25	0.007	0.010	
Г	6.40	6.40 BSC		2 BSC	
М	0 °	8 °	0 °	8 °	

SOLDERING FOOTPRINT



#### PACKAGE DIMENSIONS



DIMENSIONS: MILLIMETERS \*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

0.50

PITCH

NOTES:

З.

4.

DIM

A A1

A3

b D D2

Е

E2

e L

L1

2.80

1.18

DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
 CONTROLLING DIMENSION: MILLIMETERS.

DIMENSIONS b APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN

PAD AS WELL AS THE TERMINALS.

MILLIMETERS

MIN MAX

0.80 1.00 0.00 0.05

0.20 REF

0.20 0.30 2.50 BSC 0.90 1.10

3.00 BSC

0.50 BSC

1.40 1.60

0.30 0.50

0.05

14X


0.63

1.68 3.33

PACKAGE

0.15 AND 0.25MM FROM THE TERMINAL TIP. COPLANARITY APPLIES TO THE EXPOSED

#### PACKAGE DIMENSIONS



ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent-Marking.pdf</u>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor akes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable atorney fees arising out of, directly or indirectly, any clai

#### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT:

#### Email Requests to: orderlit@onsemi.com

#### TECHNICAL SUPPORT North American Technical Support:

ON Semiconductor Website: www.onsemi.com

#### Voice Mail: 1 800-282-9855 Toll Free USA/Canada Phone: 011 421 33 790 2910

Europe, Middle East and Africa Technical Support: Phone: 00421 33 790 2910 For additional information, please contact your local Sales Representative

٥