

## PHK13N03LT

N-channel TrenchMOS logic level FET

Rev. 02 — 17 March 2009

**Product data sheet** 

#### 1. Product profile

#### **1.1 General description**

Logic level N-channel enhancement mode Field-Effect Transistor (FET) in a plastic package using TrenchMOS technology. This product is designed and qualified for use in computing, communications, consumer and industrial applications only.

#### 1.2 Features and benefits

- Low conduction losses due to low on-state resistance
- Simple gate drive required due to low gate charge

#### **1.3 Applications**

- DC-to-DC convertors
- Lithium-ion battery applications
- 1.4 Quick reference data

#### Suitable for high frequency applications due to fast switching characteristics

- Notebook computers
- Portable equipment

#### Table 1. **Quick reference** Conditions Symbol Parameter Min Тур Max Unit drain-source voltage T<sub>i</sub> ≥ 25 °C; T<sub>i</sub> ≤ 150 °C 30 V VDS \_ \_ drain current $T_{sp} = 25 \text{ °C}; V_{GS} = 10 \text{ V};$ 13.8 А $I_D$ -\_ see Figure 1; see Figure 3 T<sub>sp</sub> = 25 °C; see Figure 2 6.25 W total power P<sub>tot</sub> -dissipation **Dynamic characteristics** $Q_{GD}$ gate-drain charge $V_{GS} = 5 V; I_{D} = 8 A;$ 3.9 \_ nC V<sub>DS</sub> = 15 V; T<sub>i</sub> = 25 °C; see Figure 11 Static characteristics drain-source $V_{GS} = 10 \text{ V}; I_D = 8 \text{ A};$ 17 20 R<sub>DSon</sub> mΩ on-state resistance $T_i = 25 \text{ °C}; \text{ see Figure 9};$ see Figure 10

# nexperia

#### 2. Pinning information

Table 2.	Pinning	information				
Pin	Symbol	Description	Simplified outline	Graphic symbol		
1	S	source		_		
2	S	source				
3	S	source				
4	G	gate				
5	D	drain		mbb076 S		
6	D	drain	SOT96-1			
7	D	drain	(SO8)			
8	D	drain				

### 3. Ordering information

Table 3.	Orderii	ng information		
Type number		Package		
		Name	Description	Version
PHK13N03	LT	SO8	plastic small outline package; 8 leads; body width 3.9 mm	SOT96-1

#### 4. Limiting values

#### Table 4.Limiting values


In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Min	Max	Unit
V <sub>DS</sub>	drain-source voltage	T <sub>j</sub> ≥ 25 °C; T <sub>j</sub> ≤ 150 °C	-	30	V
V <sub>DGR</sub>	drain-gate voltage	$T_j \ge 25 \text{ °C}; T_j \le 150 \text{ °C}; R_{GS} = 20 \text{ k}\Omega$	-	30	V
V <sub>GS</sub>	gate-source voltage		-20	20	V
I <sub>D</sub>	drain current	$T_{sp} = 25 \text{ °C}; V_{GS} = 10 \text{ V}; \text{ see } Figure 1; \text{ see } Figure 3$	-	13.8	А
		$T_{sp} = 100 \text{ °C}; V_{GS} = 10 \text{ V}; \text{ see } \frac{\text{Figure 1}}{10000000000000000000000000000000000$	-	8.7	А
I <sub>DM</sub>	peak drain current	$T_{sp}$ = 25 °C; $t_p \le 10 \ \mu s$ ; pulsed; see <u>Figure 3</u>	-	55	А
P <sub>tot</sub>	total power dissipation	T <sub>sp</sub> = 25 °C; see <u>Figure 2</u>	-	6.25	W
T <sub>stg</sub>	storage temperature		-55	150	°C
Tj	junction temperature		-55	150	°C
Source-drain diode					
I <sub>S</sub>	source current	T <sub>sp</sub> = 25 °C	-	5.7	А
I <sub>SM</sub>	peak source current	$T_{sp} = 25 \text{ °C}; t_p \le 10  \mu s; \text{ pulsed}$	-	55	А

#### Nexperia


### PHK13N03LT

#### N-channel TrenchMOS logic level FET



#### 5. Thermal characteristics

Table 5.	Thermal characteristics					
Symbol	Parameter	Conditions	Min	Тур	Max	Unit
R <sub>th(j-sp)</sub>	thermal resistance from junction to solder point	see Figure 4	-	-	20	K/W
R <sub>th(j-a)</sub>	thermal resistance from junction to ambient	minimum footprint; mounted on a printed-circuit board	-	70	-	K/W




#### 6. Characteristics

Static characteristics         Ip = 250 µA; Vos = 0 V; Tj = 25 °C         30         -         V           V(as)(b) V(as)(b) Qate-source threshold         Ip = 250 µA; Vos = Vos; Tj = 55 °C         27         -         V           V(as)(b) V(as)(b) Qate-source threshold         Ip = 250 µA; Vos = Vos; Tj = 55 °C         0.5         -         V           V(as)(b) V(as)         Qate-source threshold         Ip = 250 µA; Vos = Vos; Tj = 55 °C; voltage         -         -         2.2         V           Ip = 250 µA; Vos = Vos; Tj = 55 °C; voltage         -         -         2.2         V           Ip = 250 µA; Vos = Vos; Tj = 25 °C; vos = Figure 8         1         1.5         2         V           Ibas         drain leakage current         Vos = 24 V; Vos = 0 V; Tj = 25 °C; vos = 70 V; Vos = 0 V; Tj = 25 °C         -         -         100         nA           Vos = 24 V; Vos = 0 V; Tj = 25 °C; vos = 20 V; Vos = 0 V; Tj = 25 °C; vos = 20 V; Vos = 0 V; Tj = 25 °C; vos = 0 V; Ip = 8 A; Tj = 150 °C; vos = 7 21         26         mQ           Pactor Interview         Vos = 4 V; Vos = 0 V; Tj = 25 °C; vos = Figure 9; vos = 10 V; Ip = 8 A; Tj = 150 °C; vos = Figure 10; vos = 54 °C; vos = 6 Figure 10         -         -         33         mQ           Qac(nt)         total gate charge         Ip = 8 A; Vps = 15 V; Vos = 5 V; vos = 5 °C; vos = 5 V; vos = Figure 11         -         2.7	Table 6.	Characteristics						
$ \begin{array}{l l l l l l l l l l l l l l l l l l l $	Symbol	Parameter	Conditions	Min	Тур	Max	Unit	
	Static cha	Static characteristics						
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	V <sub>(BR)DSS</sub>		$I_D = 250 \ \mu\text{A}; \ V_{GS} = 0 \ V; \ T_j = 25 \ ^\circ\text{C}$	30	-	-	V	
		breakdown voltage	$I_D$ = 250 $\mu A;~V_{GS}$ = 0 V; $T_j$ = -55 °C	27	-	-	V	
	V <sub>GS(th)</sub>	-	,	0.5	-	-	V	
$\begin{array}{c c c c c c c c c c c c c c c c c c c $			,	-	-	2.2	V	
$ \begin{array}{ c c c c c c } \hline V_{DS} = 24 \ V; \ V_{GS} = 0 \ V; \ T_{1} = 100 \ ^{\circ}C & - & - & 5 & \muA \\ \hline V_{GS} = 20 \ V; \ V_{DS} = 0 \ V; \ T_{1} = 25 \ ^{\circ}C & - & - & 100 & nA \\ \hline V_{GS} = -20 \ V; \ V_{DS} = 0 \ V; \ T_{1} = 25 \ ^{\circ}C & - & - & 100 & nA \\ \hline V_{GS} = -20 \ V; \ V_{DS} = 0 \ V; \ T_{1} = 25 \ ^{\circ}C & - & - & 100 & nA \\ \hline V_{GS} = -20 \ V; \ V_{DS} = 0 \ V; \ T_{1} = 25 \ ^{\circ}C & - & - & 100 & nA \\ \hline V_{GS} = -20 \ V; \ V_{DS} = 0 \ V; \ T_{1} = 25 \ ^{\circ}C & - & - & 100 & nA \\ \hline V_{GS} = -10 \ V; \ I_{D} = 8 \ A; \ T_{1} = 150 \ ^{\circ}C & - & - & 33 & m\Omega \\ \hline v_{GS} = 10 \ V; \ I_{D} = 8 \ A; \ T_{1} = 150 \ ^{\circ}C & - & - & 33 & m\Omega \\ \hline v_{GS} = 10 \ V; \ I_{D} = 8 \ A; \ T_{1} = 25 \ ^{\circ}C & - & - & 17 & 20 & m\Omega \\ \hline v_{GS} = 10 \ V; \ I_{D} = 8 \ A; \ T_{1} = 25 \ ^{\circ}C & - & - & 100 & nA \\ \hline Dynamic \ characteristics \\ \hline Q_{G(tot)} & total \ gate \ charge & I_{D} = 8 \ A; \ V_{DS} = 15 \ V; \ V_{GS} = 5 \ V; \\ gate \ - & 10.7 \ - & nC \\ \hline Q_{GS} & gate \ - & - & 3.9 \ - & nC \\ \hline Q_{GS} & gate \ - & - & - & 3.9 \ - & nC \\ \hline Q_{GS} & gate \ - & - & - & - & - & - & - & - & - & -$			5 1, 56 66, 5	1	1.5	2	V	
	I <sub>DSS</sub>	drain leakage current	$V_{DS} = 24 \text{ V}; V_{GS} = 0 \text{ V}; T_j = 25 \text{ °C}$	-	-	1	μA	
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $			$V_{DS} = 24 \text{ V}; V_{GS} = 0 \text{ V}; T_j = 100 \text{ °C}$	-	-	5	μA	
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	I <sub>GSS</sub>	gate leakage current	$V_{GS} = 20 \text{ V}; V_{DS} = 0 \text{ V}; T_j = 25 \text{ °C}$	-	-	100	nA	
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $			$V_{GS}$ = -20 V; $V_{DS}$ = 0 V; $T_j$ = 25 °C	-	-	100	nA	
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	R <sub>DSon</sub>			-	21	26	mΩ	
$\begin{array}{ c c c c c c c } \hline \text{See Figure 9}; & \text{see Figure 10} \\ \hline \textbf{Dynamic characteristics} \\ \hline \textbf{Q}_{G(tot)} & \text{total gate charge} & I_D = 8 \text{ A}; V_{DS} = 15 \text{ V}; V_{GS} = 5 \text{ V}; \\ \hline \textbf{T}_j = 25 \ ^\circ\text{C}; & \text{see Figure 11} & - & 10.7 & - & nC \\ \hline \textbf{Q}_{GD} & \text{gate-source charge} & T_j = 25 \ ^\circ\text{C}; & \text{see Figure 11} & - & 3.9 & - & nC \\ \hline \textbf{Q}_{GS} & \text{output capacitance} & V_{DS} = 15 \text{ V}; \text{ V}_{GS} = 0 \text{ V}; \text{ f} = 1 \text{ MHz}; \\ \hline \textbf{C}_{\text{OSS}} & \text{output capacitance} & T_j = 25 \ ^\circ\text{C}; & \text{see Figure 12} & - & 752 & - & pF \\ \hline \textbf{C}_{\text{OSS}} & \text{output capacitance} & T_j = 25 \ ^\circ\text{C}; & \text{see Figure 12} & - & 200 & - & pF \\ \hline \textbf{C}_{\text{rss}} & \text{reverse transfer} & - & 130 & - & pF \\ \hline \textbf{C}_{\text{rss}} & \text{reverse transfer} & 0 \text{ C}_{\text{C}_{\text{S}}\text{I}} = 6 \text{ C}; \text{ T}_j = 25 \ ^\circ\text{C}; \text{ Ib} = 1.5 \text{ A}; \\ \hline \textbf{t}_{d(on)} & \text{turn-on delay time} & V_{DS} = 15 \text{ V}; \text{ R}_L = 10 \ \Omega; \text{ V}_{GS} = 10 \text{ V}; \\ \hline \textbf{R}_{G(ext)} = 6 \ \Omega; \text{ T}_j = 25 \ ^\circ\text{C}; \text{ Ib} = 1.5 \text{ A}; \\ \hline \textbf{t}_{r} & \text{rise time} & V_{DS} = 15 \text{ V}; \text{ R}_L = 10 \ \Omega; \text{ V}_{GS} = 10 \text{ V}; \\ \hline \textbf{R}_{G(ext)} = 6 \ \Omega; \text{ T}_j = 25 \ ^\circ\text{C}; \text{ Ib} = 1.5 \text{ A}; \\ \hline \textbf{t}_{r} & \text{fall time} & \textbf{R}_{G(ext)} = 6 \ \Omega; \text{ T}_j = 25 \ ^\circ\text{C}; \text{ Ib} = 1.5 \text{ A}; \\ \hline \textbf{see Figure 13} & - & \text{ns} \\ \hline \textbf{source-drain voltage} & I_S = 7 \text{ A}; \text{ V}_{GS} = 0 \text{ V}; \text{ T}_j = 25 \ ^\circ\text{C}; \\ \hline \textbf{see Figure 13} \\ \hline \textbf{t}_{rr} & \text{reverse recovery time} & I_S = 7 \ \text{A}; \text{ d}[d]/\text{t} = -100 \ \text{A}/\mu\text{s}; \text{ V}_{GS} = 0 \text{ V}; \\ \hline \textbf{see Figure 13} \\ \hline \textbf{t}_{rr} & \text{reverse recovery time} & I_S = 7 \ \text{A}; \text{ d}[d]/\text{t} = -100 \ \text{A}/\mu\text{s}; \text{ V}_{GS} = 0 \text{ V}; \\ \hline \textbf{see Figure 13} \\ \hline \textbf{t}_{rr} & \text{reverse recovery time} & I_S = 7 \ \text{A}; \text{ d}[d]/\text{t} = -100 \ \text{A}/\mu\text{s}; \text{ V}_{GS} = 0 \text{ V}; \\ \hline \textbf{see Figure 13} \\ \hline \textbf{t}_{rr} & \text{reverse recovery time} & I_S = 7 \ \text{A}; \text{ d}[d]/\text{t} = -100 \ \text{A}/\mu\text{s}; \text{ V}_{GS} = 0 \text{ V}; \\ \hline \textbf{see Figure 13} \\ \hline \textbf{t}_{rr} & \text{reverse recovery time} & I_S = 7 \ \text{A}; \text{ d}[d]/\text{t} = -100 \ \text{A}/\mu\text{s}; \text$				-	-	33	mΩ	
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$				-	17	20	mΩ	
Auge       gate-source charge $T_j = 25 \ ^\circ C$ ; see Figure 11       -       2.7       -       nC         QGb       gate-drain charge       -       3.9       -       nC         Ciss       input capacitance $V_{DS} = 15 \ V; \ V_{GS} = 0 \ V; \ f = 1 \ MHz;$ -       752       -       pF         Coss       output capacitance $T_j = 25 \ ^\circ C$ ; see Figure 12       -       200       -       pF         Crss       reverse transfer capacitance $T_j = 25 \ ^\circ C$ ; see Figure 12       -       130       -       pF $t_{d(on)}$ turn-on delay time $V_{DS} = 15 \ V; \ R_L = 10 \ \Omega; \ V_{GS} = 10 \ V;$ -       6       -       ns $t_r$ rise time $V_{DS} = 15 \ V; \ R_L = 10 \ \Omega; \ V_{GS} = 10 \ V;$ -       7       -       ns $t_{d(on)}$ turn-on delay time $V_{DS} = 15 \ V; \ R_L = 10 \ \Omega; \ V_{GS} = 10 \ V;$ -       7       -       ns $t_r$ rise time $V_{DS} = 15 \ V; \ R_L = 10 \ \Omega; \ V_{GS} = 10 \ V;$ -       7       -       ns $t_q(onf)$ turn-off delay time $V_{DS} = 15 \ V; \ R_L = 10 \ \Omega; \ V_{GS} = 10 \ V;$ -       23 \ -       ns         Source-drain diode	Dynamic	characteristics						
$Q_{GD}$ gate-source strange       -       3.9       -       nC $Q_{GD}$ gate-drain charge       -       3.9       -       nC $C_{iss}$ input capacitance $V_{DS} = 15 \text{ V}; V_{GS} = 0 \text{ V}; f = 1 \text{ MHz};$ -       752       -       pF $C_{oss}$ output capacitance $T_j = 25 \text{ °C}; \text{ see Figure 12}$ -       200       -       pF $C_{rss}$ reverse transfer       -       130       -       pF $c_{d(on)}$ turn-on delay time $V_{DS} = 15 \text{ V}; \text{ R}_L = 10 \Omega; \text{ V}_{GS} = 10 \text{ V};$ -       6       -       ns $r_{d(on)}$ turn-on delay time $V_{DS} = 15 \text{ V}; \text{ R}_L = 10 \Omega; \text{ V}_{GS} = 10 \text{ V};$ -       6       -       ns $r_{d(off)}$ turn-off delay time $V_{DS} = 15 \text{ V}; \text{ R}_L = 10 \Omega; \text{ V}_{GS} = 10 \text{ V};$ -       7       -       ns $r_{d(off)}$ turn-off delay time $V_{DS} = 15 \text{ V}; \text{ R}_L = 10 \Omega; \text{ V}_{GS} = 10 \text{ V};$ -       23       -       ns $source-drain diode$ $V_{DS} = 15 \text{ V}; \text{ R}_L = 10 \Omega; \text{ V}_{GS} = 10 \text{ V};$ -       23       -       ns $V_{SD}$ source-drain voltage	Q <sub>G(tot)</sub>	total gate charge		-	10.7	-	nC	
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	Q <sub>GS</sub>	gate-source charge	$T_j = 25 \text{ °C}; \text{ see } \frac{\text{Figure } 11}{\text{Figure } 11}$	-	2.7	-	nC	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Q <sub>GD</sub>	gate-drain charge		-	3.9	-	nC	
Crssreverse transfer capacitanceVDS = 15 V; RL = 10 Q; VGS = 10 V; RG(ext) = 6 Q; Tj = 25 °C; ID = 1.5 A-130-pF $t_{d(on)}$ turn-on delay time $V_{DS} = 15 V; R_L = 10 Q; V_{GS} = 10 V;$ $R_{G(ext)} = 6 Q; Tj = 25 °C; ID = 1.5 A$ -6-ns $t_r$ rise time $V_{DS} = 15 V; R_L = 10 Q; V_{GS} = 10 V;$ $R_{G(ext)} = 6 Q; ID = 1.5 A; Tj = 25 °C-7-nst_{d(off)}turn-off delay timeV_{DS} = 15 V; R_L = 10 Q; V_{GS} = 10 V;R_{G(ext)} = 6 Q; Tj = 25 °C; ID = 1.5 A-23-nssource-drain diodeV_{SD}source-drain voltageIS = 7 A; V_{GS} = 0 V; Tj = 25 °C;see Figure 13-0.861.1Vt_{rr}reverse recovery timeIS = 7 A; dIs/dt = -100 A/µs; V_{GS} = 0 V;see 7 A; dIs/dt = -25 °C-25-ns$	C <sub>iss</sub>	input capacitance		-	752	-	pF	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	C <sub>oss</sub>	output capacitance	$T_j = 25 \text{ °C}; \text{ see } \frac{\text{Figure } 12}{12}$	-	200	-	pF	
$\begin{array}{c c c c c c } R_{G(ext)} = 6 \ \Omega; \ T_{j} = 25 \ ^{\circ}\text{C}; \ I_{D} = 1.5 \ \text{A} \\ \hline R_{G(ext)} = 6 \ \Omega; \ T_{j} = 25 \ ^{\circ}\text{C}; \ I_{D} = 1.5 \ \text{A} \\ \hline r_{r} & rise time & V_{DS} = 15 \ \text{V}; \ R_{L} = 10 \ \Omega; \ \text{V}_{GS} = 10 \ \text{V}; \\ R_{G(ext)} = 6 \ \Omega; \ I_{D} = 1.5 \ \text{A}; \ T_{j} = 25 \ ^{\circ}\text{C} \\ \hline r_{J} = 25 \ ^{\circ}\text{C} \\ \hline R_{G(ext)} = 6 \ \Omega; \ T_{j} = 25 \ ^{\circ}\text{C}; \ I_{D} = 1.5 \ \text{A} \\ \hline r_{J} = 10 \ \Omega; \ \text{V}_{GS} = 10 \ \text{V}; \\ R_{G(ext)} = 6 \ \Omega; \ T_{j} = 25 \ ^{\circ}\text{C}; \ I_{D} = 1.5 \ \text{A} \\ \hline r_{J} = 11 \ \text{C} \\ \hline r_{J} = 25 \ ^{\circ}\text{C}; \ I_{D} = 1.5 \ \text{A} \\ \hline r_{J} = 25 \ ^{\circ}\text{C}; \ I_{D} = 1.5 \ \text{A} \\ \hline r_{J} = 25 \ ^{\circ}\text{C}; \ I_{D} = 1.5 \ \text{A} \\ \hline r_{J} = 25 \ ^{\circ}\text{C}; \ I_{D} = 1.5 \ \text{A} \\ \hline r_{J} = 25 \ ^{\circ}\text{C}; \ I_{D} = 1.5 \ \text{A} \\ \hline r_{J} = 25 \ ^{\circ}\text{C}; \ I_{D} = 1.5 \ \text{A} \\ \hline r_{J} = 25 \ ^{\circ}\text{C}; \ I_{D} = 1.5 \ \text{A} \\ \hline r_{J} = 25 \ ^{\circ}\text{C}; \ I_{D} = 1.5 \ \text{A} \\ \hline r_{J} = 25 \ ^{\circ}\text{C}; \ I_{D} = 1.5 \ \text{A} \\ \hline r_{J} = 25 \ ^{\circ}\text{C}; \ I_{D} = 1.5 \ \text{A} \\ \hline r_{J} = 25 \ ^{\circ}\text{C}; \ I_{D} = 1.5 \ \text{A} \\ \hline r_{J} = 25 \ ^{\circ}\text{C}; \ I_{D} = 1.5 \ \text{A} \\ \hline r_{J} = 25 \ ^{\circ}\text{C}; \ I_{D} = 1.5 \ \text{A} \\ \hline r_{J} = 25 \ ^{\circ}\text{C}; \ I_{D} = 1.5 \ \text{A} \\ \hline r_{J} = 25 \ ^{\circ}\text{C}; \ I_{D} = 1.5 \ \text{A} \\ \hline r_{J} = 25 \ ^{\circ}\text{C}; \ I_{D} = 1.5 \ \text{A} \\ \hline r_{J} = 25 \ ^{\circ}\text{C}; \ I_{D} = 1.5 \ \text{A} \\ \hline r_{J} = 25 \ ^{\circ}\text{C}; \ I_{D} = 1.5 \ \text{A} \\ \hline r_{J} = 25 \ ^{\circ}\text{C}; \ I_{D} = 1.5 \ \text{A} \\ \hline r_{J} = 25 \ ^{\circ}\text{C}; \ I_{D} = 1.5 \ \text{A} \\ \hline r_{J} = 25 \ ^{\circ}\text{C}; \ I_{D} = 1.5 \ \text{A} \\ \hline r_{J} = 25 \ ^{\circ}\text{C}; \ I_{D} = 1.5 \ \text{A} \\ \hline r_{J} = 25 \ ^{\circ}\text{C}; \ I_{D} = 1.5 \ \text{A} \\ \hline r_{J} = 25 \ ^{\circ}\text{C}; \ I_{D} = 1.5 \ \text{A} \\ \hline r_{J} = 25 \ ^{\circ}\text{C}; \ I_{D} = 1.5 \ \text{A} \\ \hline r_{J} = 25 \ ^{\circ}\text{C}; \ I_{D} = 1.5 \ \text{A} \\ \hline r_{J} = 25 \ ^{\circ}\text{C}; \ I_{D} = 1.5 \ \text{A} \\ \hline r_{J} = 25 \ ^{\circ}\text{C}; \ I_{D} = 1.5 \ \text{A} \\ \hline r_{J} = 1.5 \ \text{A} \ I_{J} = 1.5$	C <sub>rss</sub>			-	130	-	pF	
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	t <sub>d(on)</sub>	turn-on delay time		-	6	-	ns	
$t_f$ fall time $R_{G(ext)} = 6 \ \Omega; T_j = 25 \ ^\circ C; I_D = 1.5 \ A$ -11-nsSource-drain diode $V_{SD}$ source-drain voltage $I_S = 7 \ A; V_{GS} = 0 \ V; T_j = 25 \ ^\circ C;$ see Figure 13-0.861.1V $t_{rr}$ reverse recovery time $I_S = 7 \ A; \ dI_S/dt = -100 \ A/\mu s; \ V_{GS} = 0 \ V;$ -25-ns	t <sub>r</sub>	rise time		-	7	-	ns	
$t_f$ fall time $R_{G(ext)} = 6 \ \Omega; T_j = 25 \ ^\circ C; I_D = 1.5 \ A$ -11-nsSource-drain diode $V_{SD}$ source-drain voltage $I_S = 7 \ A; V_{GS} = 0 \ V; T_j = 25 \ ^\circ C;$ see Figure 13-0.861.1V $t_{rr}$ reverse recovery time $I_S = 7 \ A; \ dI_S/dt = -100 \ A/\mu s; \ V_{GS} = 0 \ V;$ -25-ns	t <sub>d(off)</sub>	turn-off delay time		-	23	-	ns	
$V_{SD} \qquad source-drain voltage \qquad I_S = 7 \text{ A}; V_{GS} = 0 \text{ V}; T_j = 25 \text{ °C}; \qquad - \qquad 0.86 \qquad 1.1  \text{V}$ $see \frac{\text{Figure 13}}{\text{Figure 13}} \qquad \text{reverse recovery time} \qquad I_S = 7 \text{ A}; \text{ d}_S/\text{d}_S = -100 \text{ A}/\mu\text{s}; \text{ V}_{GS} = 0 \text{ V}; \qquad - \qquad 25 \qquad - \qquad \text{ns}$	t <sub>f</sub>	fall time		-	11	-	ns	
see Figure 13 $t_{rr}$ reverse recovery time $I_S = 7 \text{ A}$ ; $dI_S/dt = -100 \text{ A}/\mu\text{s}$ ; $V_{GS} = 0 \text{ V}$ ; - 25 - ns	Source-di	ain diode						
1/2 = 20 1/2 T = 25  °C	$V_{SD}$	source-drain voltage		-	0.86	1.1	V	
$V_{\rm c} = 20 V_{\rm c} T = 25 ^{\circ}{\rm C}$	t <sub>rr</sub>	reverse recovery time	I <sub>S</sub> = 7 A; dI <sub>S</sub> /dt = -100 A/μs; V <sub>GS</sub> = 0 V;	-	25	-	ns	
	Qr	recovered charge	V <sub>DS</sub> = 30 V; T <sub>j</sub> = 25 °C	-	5	-	nC	

### PHK13N03LT


#### N-channel TrenchMOS logic level FET



#### Nexperia

### PHK13N03LT


#### N-channel TrenchMOS logic level FET




#### Nexperia

#### N-channel TrenchMOS logic level FET

PHK13N03LT



#### 7. Package outline



#### Fig 14. Package outline SOT96-1 (SO8)

PHK13N03LT\_2

### 8. Revision history

Table 7. Revision	history			
Document ID	Release date	Data sheet status	Change notice	Supersedes
PHK13N03LT_2	20090317	Product data sheet	-	PHK13N03LT-01
Modifications:		of this data sheet has be of NXP Semiconductors.	5 1	y with the new identity
	<ul> <li>Legal texts</li> </ul>	have been adapted to the	e new company name w	vhere appropriate.
PHK13N03LT-01	20030623	Product data sheet	-	-

#### 9. Legal information

#### 9.1 Data sheet status

Document status [1][2]	Product status <sup>[3]</sup>	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions"

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nexperia.com.

#### 9.2 Definitions

**Draft** — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. Nexperia does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local Nexperia sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

#### 9.3 Disclaimers

**General** — Information in this document is believed to be accurate and reliable. However, Nexperia does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

Right to make changes — Nexperia reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — Nexperia products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of a Nexperia product can reasonably be expected to result in personal injury, death or severe property or environmental damage. Nexperia accepts no liability for inclusion and/or use of Nexperia products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk. Applications — Applications that are described herein for any of these products are for illustrative purposes only. Nexperia makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

**Quick reference data** — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

Terms and conditions of sale — Nexperia products are sold subject to the general terms and conditions of commercial sale, as published at <u>http://www.nexperia.com/profile/terms</u>, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by Nexperia. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

**No offer to sell or license** — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from national authorities.

#### 9.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

#### **10. Contact information**

For more information, please visit: http://www.nexperia.com

For sales office addresses, please send an email to: salesaddresses@nexperia.com

### PHK13N03LT

#### N-channel TrenchMOS logic level FET

#### 11. Contents

1	Product profile1
1.1	General description1
1.2	Features and benefits1
1.3	Applications1
1.4	Quick reference data1
2	Pinning information2
3	Ordering information2
4	Limiting values2
5	Thermal characteristics4
6	Characteristics5
7	Package outline9
8	Revision history10
9	Legal information
9.1	Data sheet status11
9.2	Definitions
9.3	Disclaimers
9.4	Trademarks11
10	Contact information11

For more information, please visit: http://www.nexperia.com For sales office addresses, please send an email to: salesaddresses@nexperia.com Date of release: 17 March 2009