
LTR					[DESCR	RIPTIO	N						DATE (Y	/R-MO-D	DATE (YR-MO-DA)			ROVED	APPROVED		
A	to MIL	-PRF-3	38535 1	require	Add section 1.5, radiation features. Update the boilerplate equirements and to include radiation hardeness assured rial changes throughout. – TVN							05-03-15			Thomas M. Hess							
В	Add c	ase out	lline R.	– TVN										06-0)3-07		٦	Thomas	s M. He	SS		
С	harde	d die requirement appendix A for device type 02. Update title with Radiation dened to reflect correct function of the device. Update boilerplate paragraphs current MIL-PRF-38535 requirements MAA)5-26		1	Thomas	s M. He	SS							
REV																						
REV																						
REV SHEET REV	C	c	C	C	C	C	C	C	c	C	C	C										
SHEET	C 15	C 16	С 17	C 18	C 19	C 20	C 21	C 22	C 23	C 24	C 25	C 26										
SHEET REV SHEET REV STATUS	-			_			-	-		_		-	C	C	C	C	c	C	C	C		
SHEET REV SHEET	-			18	19		21	22	23	24	25	26	C 7	C 8	C 9	C 10	C 11	C 12	C 13	C 14		
SHEET REV SHEET REV STATUS	-			18 REV SHEE PREP	19	20 BY	21 C	22 C	23 C	24 C	25 C 5	26 C 6 EFEN	7 SE S	8 UPPL	9 Y CE	10 NTEF	11 R COL	12 -UMB	13	-		
SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A STAI	15 NDAI	16 RD	17	18 REV SHEE PREP Cha	19 ET PARED	20 BY Saffle 3Y	21 C	22 C	23 C	24 C	25 C 5	26 C 6 EFEN	7 SE SI	8	9 Y CE , OHIO	10 NTEF D 432	11 R COL 218-3	12 -UMB	13	_		
SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A STAI MICRO DRA		16 RD CUIT G	17	18 REV SHEE PREP Cha CHEC Cha	19 ET PARED rles F.	20 BY Saffle SY Saffle BY	21 C 1	22 C	23 C	24 C 4 MIC	25 C 5 DI	26 C 6 EFEN CC	7 SE SI DLUM <u>http</u> T, DIC	8 UPPL IBUS, D://ww	9 Y CE , OHIO /w.ds	10 NTEF D 432 cc.dl	11 R COL 218-3 a.mil ED C	12 -UMB 990 MOS,	13 US	14		
SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A STAI MICRC DRA THIS DRAWIN FOR USE BY A AND AGEN	15 NDAI OCIRO AWIN NG IS A LL DEP NCIES (16 RD CUIT G VAILAE ARTMI DF THE	17 BLE ENTS	18 REV SHEE PREP Cha CHEC Cha APPR Tho	19 PARED rles F. CKED E rles F.	20 BY Saffle Saffle BY . Hess .PPRO	21 C 1	22 C 2	23 C	24 C 4 MICI RAD THR	25 C 5 DI ROCI DIATIC EE-S	26 C 6 EFEN CC RCUI DN HA	7 SE S DLUM http T, DIC ARDE	8 BUPPL BUS, D://WW GITAL NED, PUTS	9 . Y CE , OHIO <u>/w.ds</u> ., AD\	10 NTEF D 432 cc.dl /ANC AL BL	11 218-3 a.mil ED C JS BL	12 JUMB 990 MOS,	13 US	14 H		
SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A STAI MICRC DRA THIS DRAWIN FOR USE BY A	15 NDAI OCIRO AWIN NG IS A LL DEP NCIES (16 RD CUIT G VAILAE ARTMI DF THE	17 BLE ENTS	18 REV SHEE PREP Cha CHEC Cha APPR Tho DRAV	19 PARED rles F. CKED E rles F.	20 BY Saffle BY Hess PPRO 01-0	21 C 1	22 C 2	23 C	24 C 4 MICI RAD THR MON	25 C 5 DI ROCI DIATIC EE-S	26 C 6 EFEN CC RCUI DN HA TATE THIC S CA	7 SE S DLUM http T, DIC ARDE	BUPPL BUS, D://ww GITAL NED, PUTS ON	9 . Y CE , OHIO <u>/w.ds</u> ., AD\	10 NTEF O 432 CC.dll /ANC AL BL . CON	11 218-3 a.mil ED C JS BL	12 990 MOS, JFFEF	13 US R WIT	14 H		

1. SCOPE

1.1 <u>Scope</u>. This drawing documents two product assurance class levels consisting of high reliability (device classes Q and M) and space application (device class V). A choice of case outlines and lead finishes are available and are reflected in the Part or Identifying Number (PIN). When available, a choice of Radiation Hardness Assurance (RHA) levels is reflected in the PIN.

1.2 PIN. The PIN is as shown in the following example:



1.2.1 <u>RHA designator</u>. Device classes Q and V RHA marked devices meet the MIL-PRF-38535 specified RHA levels and are marked with the appropriate RHA designator. Device class M RHA marked devices meet the MIL-PRF-38535, appendix A specified RHA levels and are marked with the appropriate RHA designator. A dash (-) indicates a non-RHA device.

1.2.2 <u>Device type(s)</u>. The device type(s) identify the circuit function as follows:

Device type	Generic number	Circuit function
01	54ACT541	Octal bus buffer with three-state outputs, TTL compatible inputs
02	54ACT541	Radiation hardness, Octal bus buffer with three-state outputs, TTL compatible inputs

1.2.3 <u>Device class designator</u>. The device class designator is a single letter identifying the product assurance level as follows:

Device class	Device requirements documentation
М	Vendor self-certification to the requirements for MIL-STD-883 compliant, non- JAN class level B microcircuits in accordance with MIL-PRF-38535, appendix A
Q or V	Certification and qualification to MIL-PRF-38535

1.2.4 <u>Case outline(s)</u>. The case outline(s) are as designated in MIL-STD-1835 and as follows:

Outline letter	Descriptive designator	<u>Terminals</u>	Package style
R	GDIP1-T20 or CDIP2-T20	20	Dual-in-line
X	See figure 1	20	Flat pack

1.2.5 <u>Lead finish</u>. The lead finish is as specified in MIL-PRF-38535 for device classes Q and V or MIL-PRF-38535, appendix A for device class M.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-89795
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		C	2

1.3 Absolute maximum ratings. 1/ 2/ 3/

Supply voltage range (V_{CC}) DC input voltage range (V_{IN}) DC output voltage range (V_{OUT}) DC input clamp current (I_{IK}) ($V_{IN} < 0.0$ V or $V_{IN} > V_{CC}$) DC output clamp current (I_{OK}) ($V_{OUT} < 0.0$ V or $V_{OUT} > V_{CC}$) Continuous output current (I_{OUT}) ($V_{OUT} = 0.0$ V to V_{CC}) Continuous V _{CC} or GND current (I_{CC} , I_{GND}) Maximum power dissipation (P_D) Storage temperature range (T_{STG}) Lead temperature (soldering, 10 seconds) Thermal resistance, junction-to-case (θ_{JC}) Junction temperature (T_J)	$\begin{array}{c} -0.5 \ V \ dc \ to \ V_{CC} + 0.5 \ V \ dc \\ -0.5 \ V \ dc \ to \ V_{CC} + 0.5 \ V \ dc \\ \pm 20 \ mA \\ \pm 20 \ mA \\ \pm 50 \ mA \\ \pm 50 \ mA \\ 500 \ mW \\ -65^{\circ}C \ to \ +150^{\circ}C \\ + 260^{\circ}C \\ -860 \ See \ MIL-STD-1835 \end{array}$
$\begin{array}{l} Supply \mbox{ voltage range } (V_{CC}) & \\ Input \mbox{ voltage range } (V_{IN}) & \\ Output \mbox{ voltage range } (V_{OUT}) & \\ Input \mbox{ rise or fall time rate } (\Delta t / \Delta V) & \\ V_{CC} = 4.5 \mbox{ V to } 5.5 \mbox{ V} & \\ Case \mbox{ operating temperature range } (T_C) & \\ \end{array}$	0.0 V dc to V _{cc} 0.0 V dc to V _{cc} 0 to 8 ns/V
 1.5 <u>Radiation features</u>. Device type 02: Maximum total dose available (dose rate = 50 – 300 rads (Si)/s) No Single Event Latch-up (SEL) at an effective LET 	300 krads (Si) ≤ 93 MeV-cm ² /mg

- 1/ Stresses above the absolute maximum rating may cause permanent damage to the device. Extended operation at the maximum levels may degrade performance and affect reliability.
- 2/ Unless otherwise specified, all voltages are referenced to GND.
- 3/ The limits for the parameters specified herein shall apply over the full specified V_{CC} range and case temperature range of -55°C to +125°C.
- 4/ Maximum junction temperature shall not be exceeded except for allowable short duration burn-in screening conditions in accordance with method 5004 of MIL-STD -883.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-89795
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		C	3

2. APPLICABLE DOCUMENTS

2.1 <u>Government specification, standards, and handbooks</u>. The following specification, standards, and handbooks form a part of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract.

DEPARTMENT OF DEFENSE SPECIFICATION

MIL-PRF-38535 - Integrated Circuits Manufacturing, General Specification for.

DEPARTMENT OF DEFENSE STANDARDS

MIL-STD-883	-	Test Method Standard Microcircuits.
MIL-STD-1835	-	Interface Standard Electronic Component Case Outlines.

DEPARTMENT OF DEFENSE HANDBOOKS

MIL-HDBK-103 - List of Standard Microcircuit Drawings. MIL-HDBK-780 - Standard Microcircuit Drawings.

(Copies of these documents are available online at https://assist.daps.dla.mil/quicksearch/ or from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.)

2.2 <u>Non-Government publications</u>. The following document(s) form a part of this document to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract.

ELECTRONIC INDUSTRIES ALLIANCE (EIA)

JEDEC Standard No. 20 - Standard for Description of 54/74ACXXXX and 54/74ACTXXXX Advanced High-Speed CMOS Devices.

(Copies of these documents are available online at http://www.jedec.org or from Electronic Industries Alliance, 2500 Wilson Boulevard, Arlington, VA 22201-3834.)

2.3 <u>Order of precedence</u>. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

3. REQUIREMENTS

3.1 <u>Item requirements</u>. The individual item requirements for device classes Q and V shall be in accordance with MIL-PRF-38535 and as specified herein or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. The individual item requirements for device class M shall be in accordance with MIL-PRF-38535, appendix A for non-JAN class level B devices and as specified herein.

3.1.1 Microcircuit die. For the requirements of microcircuit die, see appendix A to this document.

3.2 <u>Design, construction, and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535 and herein for device classes Q and V or MIL-PRF-38535, appendix A and herein for device class M.

3.2.1 <u>Case outlines</u>. The case outlines shall be in accordance with 1.2.4 and figure 1 herein.

3.2.2 <u>Terminal connections</u>. The terminal connections shall be as specified on figure 2.

3.2.3 <u>Truth table</u>. The truth table shall be as specified on figure 3.

3.2.4 Logic diagram. The logic diagram shall be as specified on figure 4.

3.2.5 <u>Switching waveforms and test circuit</u>. The switching waveforms and test circuit shall be as specified on figure 5.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-89795
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		C	4

3.2.6 <u>Radiation exposure circuit</u>. The radiation exposure circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request.

3.3 <u>Electrical performance characteristics and postirradiation parameter limits</u>. Unless otherwise specified herein, the electrical performance characteristics and post irradiation parameter limits are as specified in table IA and shall apply over the full case operating temperature range.

3.4 <u>Electrical test requirements</u>. The electrical test requirements shall be the subgroups specified in table II. The electrical tests for each subgroup are defined in table IA.

3.5 <u>Marking</u>. The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be marked. For packages where marking of the entire SMD PIN number is not feasible due to space limitations, the manufacturer has the option of not marking the "5962-" on the device. For RHA product using this option, the RHA designator shall still be marked. Marking for device classes Q and V shall be in accordance with MIL-PRF-38535. Marking for device class M shall be in accordance with MIL-PRF-38535, appendix A.

3.5.1 <u>Certification/compliance mark</u>. The certification mark for device classes Q and V shall be a "QML" or "Q" as required in MIL-PRF-38535. The compliance mark for device class M shall be a "C" as required in MIL-PRF-38535, appendix A.

3.6 <u>Certificate of compliance</u>. For device classes Q and V, a certificate of compliance shall be required from a QML-38535 listed manufacturer in order to supply to the requirements of this drawing (see 6.6.1 herein). For device class M, a certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-HDBK-103 (see 6.6.2 herein). The certificate of compliance submitted to DSCC-VA prior to listing as an approved source of supply for this drawing shall affirm that the manufacturer's product meets, for device classes Q and V, the requirements of MIL-PRF-38535 and herein or for device class M, the requirements of MIL-PRF-38535, appendix A and herein.

3.7 <u>Certificate of conformance</u>. A certificate of conformance as required for device classes Q and V in MIL-PRF-38535 or for device class M in MIL-PRF-38535, appendix A shall be provided with each lot of microcircuits delivered to this drawing.

3.8 <u>Notification of change for device class M</u>. For device class M, notification to DSCC-VA of change of product (see 6.2 herein) involving devices acquired to this drawing is required for any change that affects this drawing.

3.9 <u>Verification and review for device class M</u>. For device class M, DSCC, DSCC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.

3.10 <u>Microcircuit group assignment for device class M</u>. Device class M devices covered by this drawing shall be in microcircuit group number 37 (see MIL-PRF-38535, appendix A).

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-89795
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL C	SHEET 5
DCCC FORM 2224			

APR 97

		TABLE IA. Electrical per	rformanc	e characte	eristics.						
Test and MIL-STD-883 test method <u>1</u> /	Symbol	Test conditions $2/3/$ -55°C \leq T _C \leq +125°C +4.5 V \leq V _{CC} \leq +5.5 V		Device type and	Vcc	Group A subgroups	Limi	ts <u>4</u> /	Unit		
		unless otherwise specified	b	device class			Min	Max			
Positive input clamp voltage 3022	V _{IC+}	For input under test, $I_{IN} = 1.0 \text{ m}$	۱A	All Q, V	0.0 V	1	0.4	1.5	V		
Negative input clamp voltage 3022	V _{IC-}	For input under test, I _{IN} = -1.0 r	mA	All Q, V	Open	1	-0.4	-1.5	V		
High level output voltage	V _{он} 5/	$V_{IN} = V_{IH}$ minimum or V_{IL} maxin $I_{OH} = -50 \ \mu A$	num	All All	4.5 V	1, 2, 3	4.4		V		
3006	<u> </u>	10Η30 μΑ			5.5 V		5.4		_		
		$V_{IN} = V_{IH}$ minimum or V_{IL} maxim $I_{OH} = -24$ mA	num	All All	4.5 V	1	3.86		_		
				7 (11		2, 3	3.70		_		
					5.5 V	1	4.86		_		
						2, 3	4.70				
		$V_{IN} = V_{IH}$ minimum or V_{IL} maxin $I_{OH} = -50$ mA	num	All All	5.5 V	1, 2, 3	3.85				
Low level output	V _{OL}	$V_{IN} = V_{IH}$ minimum or V_{IL} maxim	num	All	4.5 V	1, 2, 3		0.1	V		
voltage 3007	<u>5</u> /	I _{OL} = 50 μA		All	5.5 V			0.1			
		$V_{IN} = V_{IH}$ minimum or V_{IL} maxim	num	All	4.5 V	1		0.36			
		I _{OL} = 24 mA		All		2, 3		0.50			
					5.5 V	1		0.36			
									2, 3		0.50
		$V_{IN} = V_{IH}$ minimum or V_{IL} maxin $I_{OL} = 50$ mA	num	All All	5.5 V	1, 2, 3		1.65			
High level input voltage	V _{IH} <u>6</u> /			All All	4.5 V and 5.5 V	1, 2, 3	2.0		V		
Low level input voltage	V _{IL} <u>6</u> /			All All	4.5 V and 5.5 V	1, 2, 3		0.8	V		
Input leakage	I _{IH}	For input under test, $V_{IN} = V_{CC}$		All	5.5 V	1		0.1	μA		
current high 3010		For all other inputs, V _{IN} = V _{CC} or GND		All		2, 3		1.0			
Input leakage	I _{IL}	For input under test, V _{IN} = GNE)	All	5.5 V	1		-0.1	μA		
current low 3009		For all other inputs, V _{IN} = V _{CC} or GND		All		2, 3		-1.0			
See footnotes at end	of table.										
місе	STANE	DARD IT DRAWING		ZE A			5	5962-89	795		
DEFENSE S	SUPPLY CI	ENTER COLUMBUS IO 43218-3990			REVISI	ON LEVEL C	SH	EET 6			

Test and MIL-STD-883 test method <u>1</u> /	Symbol	-55°C ≤ T ₀	ions <u>2</u> / <u>3</u> / ; ≤ +125°C	Device type	Vcc	Group A subgroups	Limi	ts <u>4</u> /	Unit										
						+4.5 V ≤ V unless otherv	$_{CC} \le +5.5 \text{ V}$ vise specified	and device class			Min	Max							
Quiescent supply current, output high	I _{CCH}	I _{CCH}	$V_{IN} = V_{CC}$ or GND		All	5.5 V	1		4.0	μA									
				All		2, 3		80.0											
3005			M, D, P, L, R, F <u>7</u> /	02 Q, V	5.5 V	1		50.0											
Quiescent supply	I _{CCL}	$V_{IN} = V_{CC}$ or GND		All	5.5 V	1		4.0	μA										
current, output low				All		2, 3		80.0											
3005			M, D, P, L, R, F <u>7</u> /	02 Q, V	5.5 V	1	50.0												
Quiescent supply	I _{CCZ}	$V_{IN} = V_{CC}$ or GND		All	5.5 V	1		4.0	μA										
current, output three-state				All		2, 3		80.0											
3005									M, D, P, L, R, F <u>7</u> /	02 Q, V	5.5 V	1		50.0					
Quiescent supply current delta, TTL input levels 3005	∆l _{CC} <u>8</u> /	For input under te $V_{IN} = V_{CC} - 2.1 V$ For all other inputs $V_{IN} = V_{CC}$ or GNE	5,	All All	5.5 V	1, 2, 3		1.6	mA										
Three-state output	I _{OZH}	V _{IN} = V _{CC} or GND		All	5.5 V	1		0.5	μA										
leakage current high	<u>12</u> /	V _{OUT} = V _{CC}		All		2, 3		10.0											
3021			M, D, P, L, R, F	02 Q, V	5.5 V	1		5.0											
Three-state output	I _{OZL} 12/	$V_{IN} = V_{CC}$ or GND		All	5.5 V	1		-0.5	μA										
leakage current low		<u>12</u> /	<u>12</u> /	<u>12</u> /	<u>12</u> /	<u>12</u> /	<u>12</u> /	<u>12</u> /	<u>12</u> /	<u>12</u> /	<u>12</u> /	<u>12</u> /	V _{OUT} = GND		All		2, 3		-10.0
3020			M, D, P, L, R, F	02 Q, V	5.5 V	1		-5.0											
Input capacitance 3012	C _{IN}	T _C = 25°C See 4.4.1c		All All	GND	4		10	pF										
Output capacitance 3012	C _{OUT}	T _C = 25°C See 4.4.1c		All All	5.0 V	4		15	pF										
Power dissipation capacitance	С _{РD} <u>9</u> /	T _C = 25°C f = 1 MHz See 4.4.1c		All All	5.0 V	4		35	pF										
Functional tests	<u>10</u> /	$V_{IN} = V_{IH} \text{ or } V_{IL}$		All	4.5 V	7, 8	L	Н											
3014		Verify output V _{OUT} See 4.4.1b		All	5.5 V	7, 8	L	Н											

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-89795
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		C	7

TABLE IA. Electrical performance characteristics - Continued.								
Test and Syr MIL-STD-883 test method <u>1</u> /	Symbol	ymbol Test conditions $2/3/$ -55°C \leq T _C \leq +125°C +4.5 V \leq V _{CC} \leq +5.5 V		ce V _{CC}	Group A subgroups	Limits <u>4</u> /		Unit
		unless otherwise specified	device class			Min	Max	
Propagation delay	t _{PLH} ,	$C_{L} = 50 \text{ pF} \text{ minimum}$	01	4.5 V	9	1.5	6.5	ns
time, An to Yn t _{PHL} 3003 <u>11</u> /	=	$R_L = 500\Omega$ See figure 5	All	and 5.5 V	10, 11	1.5	8.0	
		02 All		9	1.5	8.5		
				10, 11	1.5	10.0		
Propagation delay	t _{PZH} ,	$C_L = 50 \text{ pF minimum}$ $R_L = 500\Omega$ See figure 5	01 All	4.5 V	9	1.5	7.8	ns
time, output t_{PZL} enable, $\overline{G1}$ or $\overline{G2}$ $\frac{11}{11}$ to Yn				and 5.5 V	10, 11	1.5	9.0	
			02 All		9	1.5	9.0	
3003					10, 11	1.5	13.0	
Propagation delay	t _{PHZ} ,	C_L = 50 pF minimum	01	4.5 V	9	1.5	7.8	ns
time, output t_{PLZ} disable, $\overline{G1}$ or $\overline{G2}$ $\frac{11}{2}$	$R_L = 500\Omega$ See figure 5	All	and 5.5 V	10, 11	1.5	9.0		
to Yn		, , , , , , , , , , , , , , , , , , ,	02		9	1.5	8.0	
3003			All		10, 11	1.5	10.5	

1/ For tests not listed in the referenced MIL-STD-883, [e.g. V_{IH}, V_{IL}], utilize the general test procedure under the conditions listed herein.

- $\underline{2}$ / Each input/output, as applicable, shall be tested at the specified temperature, for the specified limits, to the tests in table IA herein. Output terminals not designated shall be high level logic, low level logic, or open, except for all I_{CC} and Δ I_{CC} tests, the output terminal shall be open. When performing these tests, the current meter shall be placed in the circuit such that all current flows through the meter.
- 3/ RHA parts for device type 02 meet all levels M, D, P, L, R, and F of irradiation. However, these parts are only tested at the "F" level. Pre and post irradiation values are identical unless otherwise specified in table IA. When performing post irradiation electrical measurements for any RHA level, T_A = 25°C.
- <u>4</u>/ For negative and positive voltage and current values, the sign designates the potential difference in reference to GND and the direction of current flow, respectively; and the absolute value of the magnitude, not the sign, is relative to the minimum and maximum limits, as applicable, listed herein. All devices shall meet or exceed the limits specified in table IA, as applicable, at 4.5 V ≤ V_{CC} ≤ 5.5 V.
- 5/ The V_{OH} and V_{OL} tests shall be tested at V_{CC} = 4.5 V. The V_{OH} and V_{OL} tests are guaranteed, if not tested, for V_{CC} = 5.5 V. Limits shown apply to operation at V_{CC} = 5.0 V ±0.5 V. Tests with input current at +50 mA or -50 mA are performed on only one input at a time with duration not to exceed 10 ms. Transmission driving tests may be performed using V_{IN} = V_{CC} or GND. When V_{IN} = V_{CC} or GND is used, the test is guaranteed for V_{IN} = V_{IH} minimum and V_{IL} maximum.

 $\underline{6}$ / The V_{IH} and V_{IL} tests are not required if applied as forcing functions for V_{OH} and V_{OL} tests.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-89795
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		C	8

TABLE IA. Electrical performance characteristics - Continued.

- <u>7</u>/ The maximum limit for this parameter at 100 krads (Si) is 4 μ A.
- $\underline{8}$ / This test may be performed either one input at a time (preferred method) or with all input pins simultaneously at $V_{IN} = V_{CC} 2.1 V$ (alternate method). Classes Q and V shall use the preferred method. When the test is performed using the alternate test method, the maximum limit is equal to the number of inputs at a high TTL input level times ΔI_{CC} maximum limit; and the preferred method and limits are guaranteed.
- $\underline{9}$ / Power dissipation capacitance (C_{PD}) determines both the power consumption (P_D) and dynamic current consumption (I_S). Where:

 $\mathsf{P}_\mathsf{D} = (\mathsf{C}_\mathsf{PD} + \mathsf{C}_\mathsf{L}) (\mathsf{V}_\mathsf{CC} \times \mathsf{V}_\mathsf{CC}) \mathsf{f} + (\mathsf{I}_\mathsf{CC} \times \mathsf{V}_\mathsf{CC}) + (\mathsf{n} \times \mathsf{d} \times \Delta \mathsf{I}_\mathsf{CC} \times \mathsf{V}_\mathsf{CC})$

 $I_{S} = (C_{PD} + C_{L}) V_{CC}f + I_{CC} + (n x d x \Delta I_{CC})$

For both P_D and I_S , n is number of device inputs at TTL levels; f is the frequency of the input signal; d is duty cycle of the input signal; and C_L is the external output load capacitance.

- <u>10</u>/ Tests shall be performed in sequence, attributes data only. Functional tests shall include the truth table and other logic patterns used for fault detection. The test vectors used to verify the truth table shall, at a minimum, test all functions of each input and output. All possible input to output logic patterns per function shall be guaranteed, if not tested, to the truth table in figure 3 herein. Functional tests shall be performed in sequence as approved by the qualifying activity on qualified devices. Allowable tolerances in accordance with MIL-STD-883 for the input voltage levels may be incorporated. For outputs, H ≥ 2.5 V, L < 2.5 V.
- 11/ For propagation delay tests, all paths must be tested.
- 12/ One or both of the output control input pins should be connected to VCC.

TABLE IB. SEP test limits. 1/ 2/

Device type	Bias for Latch-up test V _{CC} = 4.5 V no latch-up <u>3</u> / <u>4</u> / [MeV-cm ² /mg]
02	Effective LET ≤ 93


1/ For SEP test conditions, see 4.4.4.4 herein.

2/ Technology characterization and model verification supplemented by in-line data may be used in lieu of end-of-line testing. Test plan must be approved by TRB and qualifying activity.

- <u>3</u>/ Tested at worst case temperature, $T_A = +125^{\circ}C \pm 10^{\circ}C$ for latch-up.
- $\underline{4}$ Tested to an effective LET = 93 MeV-cm²/mg with no latch-up (SEL).

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-89795
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		C	9





Q

	Dimensions				
Symbol	Inches		Millim	eters	
	Min	Max	Min	Max	
А	.045	.085	1.14	2.16	
b	.015	.019	0.38	0.48	
с	.003	.006	0.076	0.152	
D	.505	.515	12.83	13.08	
E	.275	.285	6.99	7.24	
е	.045	.055	1.14	1.40	
L	.250	.370	6.35	9.39	
Q	.010		0.25		
Ν	20		2	0	

FIGURE 1. Case outline.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-89795
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		C	10

Device type	All
Case outlines	R and X
Terminal number	Terminal symbol
1	G1
2	A1
3	A2
4	A3
5	A4
6	A5
7	A6
8	A7
9	A8
10	GND
11	Y8
12	Y7
13	Y6
14	Y5
15	Y4
16	Y3
17	Y2
18	Y1
19	G2
20	V _{CC}

Pin description			
Terminal symbol	Description		
An (n = 1 to 8)	Data inputs		
$\overline{G1}, \overline{G2}$	Output enable control inputs (active low)		
Yn (n = 1 to 8)	Data outputs		

FIGURE 2. Terminal connections.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990	SIZE A		5962-89795
		REVISION LEVEL C	SHEET 11

Inputs			Outputs
G1	G2	An	Yn
Н	Х	Х	Z
Х	Н	Х	Z
L	L	Н	Н
L	L	L	L


H = High voltage level


L = Low voltage level

X = Irrelevant

Z = High impedance

FIGURE 3. Truth table.





4. VERIFICATION

4.1 <u>Sampling and inspection</u>. For device classes Q and V, sampling and inspection procedures shall be in accordance with MIL-PRF-38535 or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. For device class M, sampling and inspection procedures shall be in accordance with MIL-PRF-38535, appendix A.

4.2 <u>Screening</u>. For device classes Q and V, screening shall be in accordance with MIL-PRF-38535, and shall be conducted on all devices prior to qualification and technology conformance inspection. For device class M, screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection.

4.2.1 Additional criteria for device class M.

- a. Burn-in test, method 1015 of MIL-STD-883.
 - (1) Test condition A, B, C, or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1015 of MIL-STD-883.
 - (2) $T_A = +125^{\circ}C$, minimum.
- b. Interim and final electrical test parameters shall be as specified in table II herein.

4.2.2 Additional criteria for device classes Q and V.

- a. The burn-in test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The burn-in test circuit shall be maintained under document revision level control of the device manufacturer's Technology Review Board (TRB) in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1015 of MIL-STD-883.
- b. Interim and final electrical test parameters shall be as specified in table II herein.
- c. Additional screening for device class V beyond the requirements of device class Q shall be as specified in MIL-PRF-38535, appendix B.

4.3 <u>Qualification inspection for device classes Q and V</u>. Qualification inspection for device classes Q and V shall be in accordance with MIL-PRF-38535. Inspections to be performed shall be those specified in MIL-PRF-38535 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).

4.4 <u>Conformance inspection</u>. Technology conformance inspection for classes Q and V shall be in accordance with MIL-PRF-38535 including groups A, B, C, D, and E inspections and as specified herein. Quality conformance inspection for device class M shall be in accordance with MIL-PRF-38535, appendix A and as specified herein. Inspections to be performed for device class M shall be those specified in method 5005 of MIL-STD-883 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-89795
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		C	14

TABLE II. Electrical test requirements	<u>ients</u> .
--	----------------

Test requirements	Subgroups (in accordance with MIL-STD-883, method 5005, table I)	Subgroups (in accordance with MIL-PRF-38535, table III)	
	Device class M	Device class Q	Device class V
Interim electrical parameters (see 4.2)			1
Final electrical parameters (see 4.2)	<u>1</u> / 1, 2, 3, 7, 8, 9	<u>1</u> / 1, 2, 3, 7, 8, 9, 10, 11	<u>2</u> / <u>3</u> / 1, 2, 3, 7, 8, 9, 10, 11
Group A test requirements (see 4.4)	1, 2, 3, 4, 7, 8, 9, 10, 11	1, 2, 3, 4, 7, 8, 9, 10, 11	1, 2, 3, 4, 7, 8, 9, 10, 11
Group C end-point electrical parameters (see 4.4)	1, 2, 3	1, 2, 3	<u>3</u> / 1, 2, 3, 7, 8, 9, 10, 11
Group D end-point electrical parameters (see 4.4)	1, 2, 3	1, 2, 3	1, 2, 3
Group E end-point electrical parameters (see 4.4)	1, 7, 9	1, 7, 9	1, 7, 9

 <u>1</u>/ PDA applies to subgroup 1.
 <u>2</u>/ PDA applies to subgroups 1 and 7.
 <u>3</u>/ Delta limits, as specified in table III, shall be required where specified, and the delta limits shall be completed with reference to the zero hour electrical parameters.

TABLE III. Burn-in and operating life test, delta parameters (+25°C).	TABLE III.	Burn-in and	operating	life test,	delta	parameters	(+25°C).
---	------------	-------------	-----------	------------	-------	------------	----------

Parameter <u>1</u> /	Symbol	Device type	Delta limits
Quiescent supply current	I _{CCH} , I _{CCL} , I _{CCZ}	All	±300 nA
Supply current delta	ΔI_{CC}	All	±0.4 mA
Input current low level	IL	All	±20 nA
Input current high level	I _{IH}	All	±20 nA
Output voltage low level ($V_{CC} = 5.5 \text{ V}$, $I_{OL} = 24 \text{ mA}$)	V _{OL}	All	±0.04 V
Output voltage high level ($V_{CC} = 5.5 \text{ V}$, $I_{OH} = -24 \text{ mA}$)	V _{OH}	All	±0.20 V

1/ These parameters shall be recorded before and after the required burn-in and life tests to determined delta limits.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-89795
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		C	15

4.4.1 Group A inspection.

- a. Tests shall be as specified in table II herein.
- b. For device class M, subgroups 7 and 8 tests shall be sufficient to verify the truth table in figure 3 herein. The test vectors used to verify the truth table shall, at a minimum, test all functions of each input and output. All possible input to output logic patterns per function shall be guaranteed, if not tested, to the truth table in figure 3, herein. For device classes Q and V, subgroups 7 and 8 shall include verifying the functionality of the device.
- c. C_{IN}, C_{OUT}, and C_{PD} shall be measured only for initial qualification and after process or design changes which may affect capacitance. C_{IN} and C_{OUT} shall be measured between the designated terminal and GND at a frequency of 1 MHz. C_{PD} shall be tested in accordance with the latest revision of JEDEC Standard No. 20 and table IA herein. For C_{IN}, C_{OUT}, and C_{PD}, test all applicable pins on five devices with zero failures.

4.4.2 <u>Group C inspection</u>. The group C inspection end-point electrical parameters shall be as specified in table II herein.

- 4.4.2.1 Additional criteria for device class M. Steady-state life test conditions, method 1005 of MIL-STD-883:
 - a. Test condition A, B, C, or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1005 of MIL-STD-883.
 - b. $T_A = +125^{\circ}C$, minimum.
 - c. Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.

4.4.2.2 Additional criteria for device classes Q and V. The steady-state life test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The test circuit shall be maintained under document revision level control by the device manufacturer's TRB in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1005 of MIL-STD-883.

4.4.3 Group D inspection. The group D inspection end-point electrical parameters shall be as specified in table II herein.

4.4.4 <u>Group E inspection</u>. Group E inspection is required only for parts intended to be marked as radiation hardness assured (see 3.5 herein).

- a. End-point electrical parameters shall be as specified in table II herein.
- b. For device classes Q and V, the devices or test vehicle shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535 for the RHA level being tested. For device class M, the devices shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535, appendix A for the RHA level being tested. All device classes must meet the postirradiation end-point electrical parameter limits as defined in table IA at $T_A = +25^{\circ}C \pm 5^{\circ}C$, after exposure, to the subgroups specified in table II herein.
- c. RHA tests for device classes M, Q, and V for levels M, D, P, L, R, and F shall be performed through each level to determine at what levels the devices meet the RHA requirements. These RHA tests shall be performed for initial qualification and after design or process changes which may affect the RHA performance of the device.
- d. Prior to irradiation, each selected sample shall be assembled in its qualified package. It shall pass the specified group A electrical parameters in table IA for subgroups specified in table II herein.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-89795
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		C	16

4.4.4.1 <u>Total dose irradiation testing</u>. Total dose irradiation testing shall be performed in accordance with MIL-STD-883, method 1019, condition A, and as specified herein. Prior to and during total dose irradiation characterization and testing, the devices for characterization shall be biased so that 50 percent are at inputs high and 50 percent are at inputs low, and the devices for testing shall be biased to the worst case condition established during characterization. Devices shall be biased as follows:

- a. Inputs tested high, V_{CC} = 5.5 V dc ±5%, V_{IN} = 5.0 V dc +10%, R_{IN} = 1 k Ω ±20%, and all outputs are open.
- b. Inputs tested low, V_{CC} = 5.5 V dc ±5%, V_{IN} = 0.0 V, R_{IN} = 1 k Ω ±20%, and all outputs are open.

4.4.4.1.1 <u>Accelerated annealing test</u>. Accelerated annealing tests shall be performed on all devices requiring a RHA level greater than 5k rads (Si). The post-anneal end-point electrical parameter limits shall be as specified in table IA herein and shall be the pre-irradiation end-point electrical parameter limit at $25^{\circ}C \pm 5^{\circ}C$. Testing shall be performed at initial qualification and after any design or process changes which may affect the RHA response of the device.

4.4.4.2 <u>Dose rate induced latch-up testing</u>. When required by the customer, dose rate induced latch-up testing shall be performed in accordance with method 1020 of MIL-STD-883 and as specified herein. Tests shall be performed on devices, SEC, or approved test structures at technology qualification and after any design or process changes which may affect the RHA capability of the process

4.4.4.3 <u>Dose rate upset testing</u>. When required by the customer, dose rate upset testing shall be performed in accordance with method 1021 of MIL-STD-883 and herein.

- a. Transient dose rate upset testing for class M devices shall be performed at initial qualification and after any design or process changes which may affect the RHA performance of the devices. Test 10 devices with 0 defects unless otherwise specified.
- b. Transient dose rate upset testing for class Q and V devices shall be performed as specified by a TRB approved radiation hardness assurance plan and MIL-PRF-38535. Device parametric parameters that influence upset immunity shall be monitored at the wafer level in accordance with the wafer level hardness assurance plan and MIL-PRF-38535.

4.4.4.4 <u>Single event phenomena (SEP)</u>. When specified in the purchase order or contract, SEP testing shall be performed on class V devices. SEP testing shall be performed on the Standard Evaluation Circuit (SEC) or alternate SEP test vehicle as approved by the qualifying activity at initial qualification and after any design or process changes which may affect the upset or latchup characteristics. Test four devices with zero failures. ASTM F1192 may be used as a guideline when performing SEP testing. The test conditions for SEP are as follows:

- a. The ion beam angle of incidence shall be between normal to the die surface and 60° to the normal, inclusive (i.e. $0^\circ \le$ angle $\le 60^\circ$). No shadowing of the ion beam due to fixturing or package related effects is allowed.
- b. The fluence shall be ≥ 100 errors or $\geq 10^7$ ions/cm².
- c. The flux shall be between 10² and 10⁵ ions/cm²/s. The cross-section shall be verified to be flux independent by measuring the cross-section at two flux rates which differ by at least an order of magnitude.
- d. The particle range shall be \geq 20 microns in silicon.
- e. The upset test temperature shall be +25°C. The latchup test temperature shall be at the maximum rated operating temperature ±10°C.
- f. Bias conditions shall be defined by the manufacturer for latchup measurements.
- g. For SEP test limits, see table IB herein.

4.5 <u>Methods of inspection</u>. Methods of inspection shall be specified as follows:

4.5.1 <u>Voltage and current</u>. Unless otherwise specified, all voltages given are referenced to the microcircuit GND terminal. Currents given are conventional current and positive when flowing into the referenced terminal.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-89795
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		C	17

5. PACKAGING

5.1 <u>Packaging requirements</u>. The requirements for packaging shall be in accordance with MIL-PRF-38535 for device classes Q and V or MIL-PRF-38535, appendix A for device class M.

6. NOTES

6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.

6.1.1 <u>Replaceability</u>. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.

6.1.2 <u>Substitutability</u>. Device class Q devices will replace device class M devices.

6.2 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished using DD Form 1692, Engineering Change Proposal.

6.3 <u>Record of users</u>. Military and industrial users should inform Defense Supply Center Columbus (DSCC) when a system application requires configuration control and which SMD's are applicable to that system. DSCC will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronic devices (FSC 5962) should contact DSCC-VA, telephone (614) 692-0544.

6.4 <u>Comments</u>. Comments on this drawing should be directed to DSCC-VA, Columbus, Ohio 43218-3990, or telephone (614) 692-0547.

6.5 <u>Abbreviations, symbols, and definitions</u>. The abbreviations, symbols, and definitions used herein are defined in MIL-PRF-38535 and MIL-HDBK-1331.

6.6 Sources of supply.

6.6.1 <u>Sources of supply for device classes Q and V</u>. Sources of supply for device classes Q and V are listed in QML-38535. The vendors listed in QML-38535 have submitted a certificate of compliance (see 3.6 herein) to DSCC-VA and have agreed to this drawing.

6.6.2 <u>Approved sources of supply for device class M</u>. Approved sources of supply for class M are listed in MIL-HDBK-103. The vendors listed in MIL-HDBK-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DSCC-VA.


STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-89795
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL C	SHEET 18
DOCC FORM 2024			

APPENDIX A APPENDIX A FORMS A PART OF SMD 5962-89795

A.1 SCOPE

A.1.1 <u>Scope</u>. This appendix establishes minimum requirements for microcircuit die to be supplied under the Qualified Manufacturers List (QML) Program. QML microcircuit die meeting the requirements of MIL-PRF-38535 and the manufacturers approved QM plan for use in monolithic microcircuits, multi-chip modules (MCMs), hybrids, electronic modules, or devices using chip and wire designs in accordance with MIL-PRF-38534 are specified herein. Two product assurance classes consisting of military high reliability (device class Q) and space application (device Class V) are reflected in the Part or Identification Number (PIN). When available a choice of Radiation Hardness Assurance (RHA) levels is reflected in the PIN.

A.1.2 <u>PIN</u>. The PIN is as shown in the following example:



A.1.2.1 <u>RHA designator</u>. Device classes Q and V RHA identified die shall meet the MIL-PRF-38535 specified RHA levels. A dash (-) indicates a non-RHA die.

A.1.2.2 Device type(s). The device type(s) shall identify the circuit function as follows:

Device type	Generic number	Circuit function
02	54ACT541	Radiation hardness, Octal bus buffer with three-state outputs, TTL compatible inputs
A.1.2.3 Device class designator.		
Device class		Device requirements documentation

Device class Q or V

Certification and qualification to the die requirements of MIL-PRF-38535

A.1.2.4 <u>Die details</u>. The die details designation is a unique letter which designates the die's physical dimensions, bonding pad location(s) and related electrical function(s), interface materials, and other assembly related information, for each product and variant supplied to this appendix.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-89795
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		C	19

APPE	NDIX A			
APPENDIX A FORMS A F	PART OF SMD 59	962-89795		
A.1.2.4.1 <u>Die physical dimensions</u> . <u>Die type</u>	Figure nu	Imbor		
02	<u>Figure nu</u> A-1			
A.1.2.4.2 Die bonding pad locations and electrical functions.	A-1			
Die type	Figure nu	Imber		
02	<u>- igure ne</u> A-1			
02	7.1			
A.1.2.4.3 Interface materials.				
<u>Die type</u>	<u>Figure nu</u>	imber		
02	A-1			
A.1.2.4.4 Assembly related information.				
<u>Die type</u>	Figure nu	ımber		
02	A-1			
A.1.3 <u>Absolute maximum ratings</u> . See paragraph 1.3 herein	for details.			
A.1.4 <u>Recommended operating conditions</u> . See paragraph	1.4 herein for deta	ails.		
A.2 APPLICABLE DOCUMENTS.				
A.2.1 <u>Government specifications, standards, and handbooks</u> part of this drawing to the extent specified herein. Unless other the solicitation or contract.	The following sp wise specified, the	ecification, standard, and h e issues of these document	andbooks form a s are those cited in	
DEPARTMENT OF DEFENSE SPECIFICATION				
MIL-PRF-38535 - Integrated Circuits Manufacturing, General Specification for.				
DEPARTMENT OF DEFENSE STANDARD				
MIL-STD-883 - Test Method Standard Microcircuits.				
DEPARTMENT OF DEFENSE HANDBOOKS				
MIL-HDBK-103 - List of Standard Microcircuit Drawing MIL-HDBK-780 - Standard Microcircuit Drawings.	S.			
(Copies of these documents are available online at <u>https://ass</u> Document Order Desk, 700 Robbins Avenue, Building 4D, Phila			ndardization	
	1	1		
STANDARD MICROCIRCUIT DRAWING	SIZE		5962-89795	
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL C	SHEET 20	

APPENDIX A

APPENDIX A FORMS A PART OF SMD 5962-89795

A.2.2 <u>Order of precedence</u>. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

A.3 REQUIREMENTS

A.3.1 <u>Item requirements</u>. The individual item requirements for device classes Q and V shall be in accordance with MIL-PRF-38535 and as specified herein or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit or function as described herein.

A.3.2 <u>Design, construction and physical dimensions</u>. The design, construction and physical dimensions shall be as specified in MIL-PRF-38535 and the manufacturer's QM plan, for device classes Q and V and herein.

A.3.2.1 <u>Die physical dimensions</u>. The die physical dimensions shall be as specified in A.1.2.4.1 and on figure A-1.

A.3.2.2 <u>Die bonding pad locations and electrical functions</u>. The die bonding pad locations and electrical functions shall be as specified in A.1.2.4.2 and on figure A-1.

A.3.2.3 Interface materials. The interface materials for the die shall be as specified in A.1.2.4.3 and on figure A-1.

A.3.2.4 Assembly related information. The assembly related information shall be as specified in A.1.2.4.4 and figure A-1.

A.3.2.5 <u>Truth table</u>. The truth table shall be as defined in paragraph 3.2.3 herein.

A.3.2.6 <u>Radiation exposure circuit</u>. The radiation exposure circuit shall be as defined in paragraph 3.2.6 herein.

A.3.3 <u>Electrical performance characteristics and post-irradiation parameter limits</u>. Unless otherwise specified herein, the electrical performance characteristics and post-irradiation parameter limits are as specified in table IA of the body of this document.

A.3.4 <u>Electrical test requirements</u>. The wafer probe test requirements shall include functional and parametric testing sufficient to make the packaged die capable of meeting the electrical performance requirements in table IA.

A.3.5 <u>Marking</u>. As a minimum, each unique lot of die, loaded in single or multiple stack of carriers, for shipment to a customer, shall be identified with the wafer lot number, the certification mark, the manufacturer's identification and the PIN listed in A.1.2 herein. The certification mark shall be a "QML" or "Q" as required by MIL-PRF-38535.

A.3.6 <u>Certification of compliance</u>. For device classes Q and V, a certificate of compliance shall be required from a QML-38535 listed manufacturer in order to supply to the requirements of this drawing (see A.6.4 herein). The certificate of compliance submitted to DSCC-VA prior to listing as an approved source of supply for this appendix shall affirm that the manufacturer's product meets, for device classes Q and V, the requirements of MIL-PRF-38535 and the requirements herein.

A.3.7 <u>Certificate of conformance</u>. A certificate of conformance as required for device classes Q and V in MIL-PRF-38535 shall be provided with each lot of microcircuit die delivered to this drawing.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-89795
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		C	21

APPENDIX A APPENDIX A FORMS A PART OF SMD 5962-89795

A.4 VERIFICATION

A.4.1 <u>Sampling and inspection</u>. For device classes Q and V, die sampling and inspection procedures shall be in accordance with MIL-PRF-38535 or as modified in the device manufacturer's Quality Management (QM) plan. The modifications in the QM plan shall not affect the form, fit, or function as described herein.

A.4.2 <u>Screening</u>. For device classes Q and V, screening shall be in accordance with MIL-PRF-38535, and as defined in the manufacturer's QM plan. As a minimum, it shall consist of:

- a. Wafer lot acceptance for class V product using the criteria defined in MIL-STD-883, method 5007.
- b. 100% wafer probe (see paragraph A.3.4 herein).
- c. 100% internal visual inspection to the applicable class Q or V criteria defined in MIL-STD-883, method 2010 or the alternate procedures allowed in MIL-STD-883, method 5004.

A.4.3 Conformance inspection.

A.4.3.1 <u>Group E inspection</u>. Group E inspection is required only for parts intended to be identified as radiation assured (see A.3.5 herein). RHA levels for device classes Q and V shall be as specified in MIL-PRF-38535. End point electrical testing of packaged die shall be as specified in table IIA herein. Group E tests and conditions are as specified in paragraphs 4.4.4 herein.

A.5 DIE CARRIER

A.5.1 <u>Die carrier requirements</u>. The requirements for the die carrier shall be in accordance with the manufacturer's QM plan or as specified in the purchase order by the acquiring activity. The die carrier shall provide adequate physical, mechanical and electrostatic protection.

A.6 NOTES

A.6.1 <u>Intended use</u>. Microcircuit die conforming to this drawing are intended for use in microcircuits built in accordance with MIL-PRF-38535 or MIL-PRF-38534 for government microcircuit applications (original equipment), design applications and logistics purposes.

A.6.2 <u>Comments</u>. Comments on this appendix should be directed to DSCC-VA, Columbus, Ohio, 43218-3990 or telephone (614) 692-0547.


A.6.3 <u>Abbreviations, symbols and definitions</u>. The abbreviations, symbols, and definitions used herein are defined in MIL-PRF-38535 and MIL-HDBK-1331.


A.6.4 <u>Sources of supply for device classes Q and V</u>. Sources of supply for device classes Q and V are listed in QML-38535. The vendors listed within QML-38535 have submitted a certificate of compliance (see A.3.6 herein) to DSCC-VA and have agreed to this drawing.


STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990	SIZE A		5962-89795
		REVISION LEVEL C	SHEET 22

APPENDIX A			
APPENDIX A FORMS A P	APPENDIX A FORMS A PART OF SMD 5962-89795		
APPENDIX APOKNIS AP Image: Constraint of the second seco	ase outlines C and	The second secon	
STANDARD	SIZE		5962-89795
MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS	A	REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990 DSCC FORM 2234		C	23

APPENDIX A







APPENDIX A

APPENDIX A FORMS A PART OF SMD 5962-89795

Die physical dimensions.

	Die size:	94.8 x 88.58 mils	(2408 x 2250 µm)
	Die thickness:	11.2 \pm 0.984 mils	(285 \pm 25 μm)
<u>Ir</u>	nterface materials.		
	Metal 1:	AI (98.5%), Si (1%	b), Cu(0.5%)

	AI (96.5%) , SI (1%) , CU (0.5%)
Thickness :	0.021 mils (0.53 μm)
Metal 2: Thickness :	Al (98.5%), Si (1%), Cu(0.5%) 0.0335 mils (0.85 μm)
Glassivation.	
Die finish front:	Pvapox 5000Å + Nitride 7000 Å
Die finish back:	Lapped Si
Assembly related information.	
Substrate potential:	Floating or tied to GND
Special assembly instructions:	Bond pad #20 (V _{CC}) first.

FIGURE A-1. Die bonding pad locations and electrical functions - Continued.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990	SIZE A		5962-89795
		REVISION LEVEL C	SHEET 26

STANDARD MICROCIRCUIT DRAWING BULLETIN DATE: 10-05-26

Approved sources of supply for SMD 5962-89795 are listed below for immediate acquisition information only and shall be added to MIL-HDBK-103 and QML-38535 during the next revision. MIL-HDBK-103 and QML-38535 will be revised to include the addition or deletion of sources. The vendors listed below have agreed to this drawing and a certificate of compliance has been submitted to and accepted by DSCC-VA. This information bulletin is superseded by the next dated revision of MIL-HDBK-103 and QML-38535. DSCC maintains an online database of all current sources of supply at http://www.dscc.dla.mil/Programs/Smcr/.

Standard microcircuit drawing PIN <u>1</u> /	Vendor CAGE number	Vendor similar PIN <u>2</u> /
5962-8979501QXA	<u>3</u> /	54ACT541K02Q
5962-8979501QXC	<u>3</u> /	54ACT541K01Q
5962-8979501VXA	<u>3</u> /	54ACT541K02V
5962-8979501VXC	<u>3</u> /	54ACT541K01V
5962-8979502QXA	F8859	54ACT541K02Q
5962-8979502QXC	F8859	54ACT541K01Q
5962-8979502VXA	F8859	54ACT541K02V
5962-8979502VXC	F8859	54ACT541K01V
5962F8979502QXA	F8859	RHFACT541K02Q
5962F8979502QXC	F8859	RHFACT541K01Q
5962F8979502VXA	F8859	RHFACT541K02V
5962F8979502VXC	F8859	RHFACT541K01V
5962F8979502QRA	F8859	RHFACT541D04Q
5962F8979502QRC	F8859	RHFACT541D03Q
5962F8979502VRA	F8859	RHFACT541D04V
5962F8979502VRC	F8859	RHFACT541D03V
5962F8979502V9A	F8859	RHFACT541DIE2V
		-

- 1/ The lead finish shown for each PIN representing a hermetic package is the most readily available from the manufacturer listed for that part. If the desired lead finish is not listed, contact the vendor to determine its availability.
- <u>2</u>/ <u>Caution</u>. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.
- 3/ No longer available from an approved source of supply.

Vendor CAGE number Vendor name and address

F8859

ST Microelectronics 3 rue de Suisse BP4199 35041 RENNES cedex2 - France

The information contained herein is disseminated for convenience only and the Government assumes no liability whatsoever for any inaccuracies in the information bulletin.